

Copyright

by

Atresh Murlidhar Sanne

2018

**The Dissertation Committee for Atresh Murlidhar Sanne certifies that this is the  
approved version of the following dissertation:**

**CVD MoS<sub>2</sub> for High Speed Devices and Circuits**

**Committee:**

---

Sanjay K. Banerjee, Supervisor

---

Deji Akinwande

---

Leonard F. Register

---

S.V. Sreenivasan

---

Rajesh Rao

# **CVD MoS<sub>2</sub> for High Speed Devices and Circuits**

**by**

**Atresh Murlidhar Sanne**

## **Dissertation**

Presented to the Faculty of the Graduate School of

The University of Texas at Austin

in Partial Fulfillment

of the Requirements

for the Degree of

**Doctor of Philosophy**

**The University of Texas at Austin**

**May, 2018**

## **Dedication**

*To my parents Murlidhar and Sudha Sanne, and my siblings, Alka and Akshay Sanne, for  
all their love and support.*

## Acknowledgements

I could not have survived the journey towards completing my PhD without the support of my family, friends, and mentors. First, and most important, I express my gratitude and appreciation to my family for always being there for me and, at times, providing the encouragement I needed to continue. Thank you to my loving parents Murlidhar and Sudha. To my siblings Alka and Akshay, as the eldest, I hope I have been a positive force upon you be the best versions of yourselves.

I would like to thank Professor Sanjay Banerjee for providing the mentorship and guidance for me during my PhD studies. Joining the large group of such a renowned advisor initially proved intimidating, but was quickly suppressed by “Dr. B’s” friendly and caring demeanor. Such a small thing such as always having an open door to talk made a huge difference in giving me the confidence to develop as an academic researcher. I would also like to thank the collaborating professors and colleagues who have provided invaluable guidance throughout my PhD, including Prof. Deji Akinwande, Prof. Leonard Register, Prof. S.V. Sreenivasan, Rajesh Rao, and Leo Mathew.

While the phrase “the sum is greater than its parts” may certainly upset a few theories of conservation, I firmly believe this principle applies to the PhD journey. This is self-evident in the wonderful friends I have had the pleasure of working with during my PhD. I would like to thank Hema C. P. Movva for mentoring me upon joining the group, and staying with me until the very end when realizing I am useless without him. I owe a large debt of gratitude to Saungeun Park for putting up with me during our collaborations. I would like give my deepest thanks to Amritesh Rai, Maruthi Nagavalli Yogeesh, Tanuj Trivedi, Jaehyun Ahn, Stefano Larentis, Urmimala Roy, Tanmoy Pramanik, Rik Dey,

Donghyi Koh, Dan Fine, Milo Holt, Harry Chou, Sayan Saha, Michael Ramón, Sushant Sonde, Anupam Roy, Kyoungwan Kim, Chris Corbet, Wei Lei, Nitin Prasad, Sayema Chowdhury, and Hasibul Alam for providing technical and non-technical support, and knowing exactly when to provide which. I would like to give special thanks to the various people in my life for providing the respite outside of research, including but certainly not limited to, Kevin Melin, Jaimin Patel, Stephen Mathai, Paul Akulal, Rejo Titus, Ahmed Elsherif, and Wesley Chu.

The acknowledgements section could be the length of a dissertation in itself, however I hope the appreciation I have for the family, mentors, and friends who have carried me through my PhD has been captured in the sentiments expressed here. I hope the relationships which I have forged during this time will continue to build into the future as I move to the next chapter of my life.

# **CVD MoS<sub>2</sub> for High Speed Devices and Circuits**

Atresh Murlidhar Sanne, Ph. D.

The University of Texas at Austin, 2018

Supervisor: Sanjay K. Banerjee

## **ABSTRACT**

Two-dimensional layered materials (2DLMs) have been widely studied as a potential alternative to the complementary metal-oxide semiconducting field-effect transistor (CMOS FET) “switch.” The atomically thin body of 2DLMs lends itself to improved electrostatic gate control, leading to a suppression of the short channel effects which limit the scalability of CMOS devices. While many experiments have examined 2DLMs as a low power solution for aggressively scaled digital devices, their feasibility study for use in high speed radio frequency (RF) devices and circuits is still in its infancy. Current technological trends such as the Internet of Things (IoT) and 5G communication have increased the demand for novel high speed devices to serve next-generation circuits and systems.

Graphene, as a 2DLM, has garnered significant interest for its use in high speed radio frequency (RF) devices and circuits. A carrier mobility greater than  $10,000 \text{ cm}^2/\text{Vs}$ , ambipolar transport, and excellent thermomechanical stability has afforded graphene cutoff frequencies greater than 400 GHz. Multi-transistor integrated circuits, including a fully integrated RF receiver have been demonstrated using graphene. However, graphene poses a limitation in high speed operation in that the Dirac cone band structure results in a zero

bandgap, leading to semi-metallic transport behavior. As a result, graphene field-effect transistors (GFETs) exhibit a low  $I_{ON}/I_{OFF}$  ratio and non-saturating output behavior. This translates to FETs showing reduced power and voltage gains, hindering the realization of high performance amplifiers, mixers, and other RF circuit elements.

Another class of 2DLMs has generated renewed interest for its potential to replace silicon as the next-generation CMOS “switch.” Transition metal dichalcogenides (TMDs) is a family of 2DLMs with the general chemical formula  $MX_2$  (M = metal, X = chalcogen). Of the class of TMDs, molybdenum disulfide ( $MoS_2$ ) is of special interest. With its thickness-dependent electronic properties,  $MoS_2$  has been considered for applications in the fields of opto-electronics, flexible electronics, spintronics, and coupled electro-mechanics. Its single layer direct bandgap of  $\sim 1.8$  eV allows for high  $I_{ON}/I_{OFF}$  metal-oxide semiconducting FETs. More relevant for RF applications, theoretical studies predict  $MoS_2$  can afford saturation velocities,  $v_{sat}$ , greater than  $3 \times 10^6$  cm/s. While the mobility of  $MoS_2$  is lower than that of graphene, the intrinsic bandgap in  $MoS_2$  has shown voltage gains,  $A_v = g_m/g_{ds}$ , greater than 30. Thus far, most of the studies of graphene and  $MoS_2$  have utilized crystalline exfoliated layers, which provide a convenient high quality source of material for laboratory experiments. However, for industrial scale applications, the mechanical cleavage process is not scalable and, thus far, there have been few studies on large area chemical vapor deposited (CVD)  $MoS_2$  RF FETs. In this dissertation, the initial efforts to utilize CVD  $MoS_2$  for RF FETs are presented. The RF figures-of-merit transit frequency,  $f_T$ , and maximum frequency of oscillation,  $f_{max}$ , are measured for CVD  $MoS_2$ . The effects of different substrates and superstrates on  $MoS_2$  are investigated. In order to improve the cutoff frequencies, a combination of channel length scaling and device geometry modifications are applied. Simple RF circuits are demonstrated experimentally using CVD  $MoS_2$  FETs. Additionally larger circuit building blocks are simulated using experimental



data. The goal of this work is to provide a baseline of the RF performance achievable using CVD MoS<sub>2</sub>. Hopefully, this work will motivate future studies directing MoS<sub>2</sub> towards industrial electronic applications.

## Table of Contents

List of Tables .....	xii
List of Figures .....	xiii
Chapter 1: The Effects of Substrates and Superstrates upon Two-Dimensional Layered Materials .....	1
1.1 Introduction.....	1
1.2 Graphene FETs with PMMA as a Gate Dielectric.....	3
1.3 CVD MoS <sub>2</sub> Substrate and Superstrate Effects .....	6
1.4 Summary .....	10
Chapter 2: Top-gated CVD MoS <sub>2</sub> FETs Operating at Gigahertz Frequencies .....	12
2.1 Introduction.....	12
2.2 CVD MoS <sub>2</sub> Material Synthesis .....	13
2.2.1 CVD MoS <sub>2</sub> Material Characterization .....	15
2.3 Top-Gated CVD MoS <sub>2</sub> RF FETs Fabrication.....	18
2.4 Top-Gated CVD MoS <sub>2</sub> FETs DC Characterization .....	20
2.5 Top-Gated CVD MoS <sub>2</sub> FETs RF Characterization.....	22
2.5.1 Velocity Saturation in CVD MoS <sub>2</sub> .....	24
2.6 Top-Gated CVD MoS <sub>2</sub> FET Circuit Demonstration.....	27
2.6.1 MoS <sub>2</sub> Common Source-Amplifier .....	28
2.6.2 MoS <sub>2</sub> FET Active Mixer.....	30
2.7 Summary .....	34
Chapter 3: Embedded Gate CVD MoS <sub>2</sub> RF FETs .....	36
3.1 Introduction.....	36
3.2 Embedded Gate CVD MoS <sub>2</sub> RF FETs Fabrication.....	37
3.3 Embedded Gate CVD MoS <sub>2</sub> DC Characterization .....	41
3.4 Embedded Gate CVD MoS <sub>2</sub> RF FETs RF Performance .....	44
3.4.1 Embedded Gate CVD MoS <sub>2</sub> FETs Device Variability .....	48
3.5 Embedded Gate CVD MoS <sub>2</sub> FETs Circuit Simulations .....	49

3.5.1 CVD MoS <sub>2</sub> Cascode Amplifier Circuit Simulation .....	50
3.5.2 CVD MoS <sub>2</sub> Mixed-Signal Circuit Simulation .....	51
3.6 Summary .....	54
Chapter 4: CVD MoS <sub>2</sub> Cascode.....	56
4.1 Introduction.....	56
4.2 The Cascode Amplifier .....	56
4.3 CVD MoS <sub>2</sub> Cascode GSG Design .....	58
4.3.1 CVD MoS <sub>2</sub> Cascode High Frequency Re-design .....	62
4.4 CVD MoS <sub>2</sub> Cascode DC Characterization .....	64
4.5 CVD MoS <sub>2</sub> Cascode RF Characterization .....	67
4.6 Summary .....	69
Chapter 5: CVD MoS <sub>2</sub> Dual-gated FETs.....	70
5.1 Introduction.....	70
5.2 Dual-gated MoS <sub>2</sub> RF FET Fabrication .....	71
5.3 Dual-gated MoS <sub>2</sub> RF FET DC Characterization.....	72
5.3.1 DIBL in CVD MoS <sub>2</sub> FETs.....	74
5.4 Prospects of Dual-gated MoS <sub>2</sub> RF FETs .....	75
5.5 Summary .....	76
Appendix.....	77
A.1 GSG design rules and RF measurement setup .....	77
Bibliography .....	79

Vita 86

## List of Tables

Table 3.1: Comparison of RF MoS <sub>2</sub> FETs performance in literature. The saturation velocity ( $v_{\text{sat}}$ ), calculated from intrinsic $f_T$ in embedded gate devices is the highest reported to date for both exfoliated and CVD MoS <sub>2</sub> RF systems .....	47
Table 3.2: Device data of an array of fabricated CVD MoS <sub>2</sub> RF devices. The maximum current was measured at a $V_d$ of 1 V and a $V_{\text{gs}}$ of 2 V. The $g_m$ is taken from a $V_d$ of 1 V. The mobility, $\mu$ , is the raw field-effect mobility taken at a $V_d$ of 100 mV. The $I_{\text{ON}}/I_{\text{OFF}}$ ratio is for a $V_d$ of 100 mV.....	49

## List of Figures

Figure 1.1. (top) Process flow for a dual-gated GFET with a PMMA gate dielectric.

The substrate is used as the back gate. For 4 point measurements, there are additional Hall probes within the contacts. (b) AFM and optical microscope images of the corresponding device in the process flow. The bottom-left image is an AFM image of a typical GFET with a clean surface. The bottom-middle image is an AFM of the GFET with PMMA residues prior to top-gate deposition. The PMMA film is approximately 8nm thick. The bottom-right image is an optical micrograph of a dual-gated GFET with a PMMA gate dielectric. The scale bars in all images are 1  $\mu\text{m}$ . .....4

Figure 1.2. (a) Channel resistance,  $R$ , vs. top-gate voltage,  $V_{\text{TG}}$ , measured in a dual-gated GFET with a PMMA dielectric. The curve is fit using a single mobility fit. The mobility of this device is  $9600 \text{ cm}^2/\text{Vs}$ . (b) Drain current,  $I_d$ , vs.  $V_{\text{TG}}$ . (c)  $I_d$  vs. back gate voltage,  $V_{\text{BG}}$ , for different  $V_{\text{TG}}$ . (d) The extracted Dirac point voltage,  $V_{\text{Dirac,BG}}$ , vs.  $V_{\text{TG}}$ . The Dirac point is measured from the  $R$  vs.  $V_{\text{BG}}$  traces for different top-gate biases..5

Figure 1.3. (a) Drain-to-source current,  $I_{ds}$ , vs. top gate voltage,  $V_{tg}$ , for different drain voltages,  $V_{ds}$ , on top-gated device with an  $Al_2O_3$  dielectric. The threshold voltage,  $V_{th}$ , is around -4 V, indicating unintentional n-type doping of the  $MoS_2$ . The  $I_{ON}/I_{OFF}$  ratio reaches  $10^7$  at a  $V_{ds} = 2$  V. (b) Drain-to-source current,  $I_{ds}$ , vs. drain voltage,  $V_{ds}$ , for different top gate voltages,  $V_{tg}$ . The device shows negligible currents until a  $V_{tg}$  of 2 V. Inset: Optical image of a top-gated  $MoS_2$  FET. (c) Drain-to-source current,  $I_{ds}$ , vs. top gate voltage,  $V_{tg}$ , at different drain voltages,  $V_{ds}$ , for a  $HfO_2$  top-gated device. Inset: Transconductance,  $g_m$ , vs. top gate voltage  $V_{tg}$ . (d) Drain-to-source current,  $I_{ds}$ , vs. drain voltage,  $V_{ds}$ , for a  $HfO_2$  top-gated device. With  $HfO_2$  as a gate dielectric, current drives are larger and saturation is improved. The scale bar is 5  $\mu m$ .....8

Figure 1.4. (a) Drain-to-source current  $I_{ds}$  vs. top-gate voltage  $V_{tg}$  for a  $MoS_2$   $HfO_2$  top-gated FET compared with an  $HfO_2$ -sandwiched FET. The negative  $V_{th}$  shift is exacerbated in the sandwiched FET. The additional  $HfO_2$  layer provides even more surface charge transfer to further improve current densities. ....10

Figure 2.1. Schematic of the  $MoS_2$  growth setup starting from the solid precursors  $MoO_3$  and sulfur. The furnace is single zone, with independent heating sources for the  $MoO_3$  and the sulfur sources. ....14

Figure 2.2. (a,b,c) Controlled large-area growth of continuous monolayer  $MoS_2$  in the  $mm^2$  scale. (d) Individual isolated domains with edge lengths  $> 100 \mu m$ . ....14

Figure 2.3. (a) Raman spectra of CVD MoS<sub>2</sub>. The E<sub>12g</sub> peak is at 383.5 cm<sup>-1</sup> and the A<sub>1g</sub> at 403.1 cm<sup>-1</sup>, corresponding to a delta of 19.6 cm<sup>-1</sup>. (b)

Photoluminescence spectra (PL) of CVD MoS<sub>2</sub>. There is a peak at 663 nm (1.87 eV) and a smaller peak at 623 nm (1.99 eV) corresponding to the A and B excitons. (c) FFT corrected high resolution TEM image of monolayer CVD MoS<sub>2</sub> with lattice spacing of 0.27 nm. The inset shows the diffraction pattern from the same area. (d) Large area MoS<sub>2</sub> growth in the mm<sup>2</sup> scale. ....17

Figure 2.4. (a) Optical image of a CVD MoS<sub>2</sub> FET in the ground-signal-ground structure (GSG) required for high frequency measurements. The inset shows a zoomed-in layout of a device with L<sub>g</sub> = 250 nm and W = 20 μm. (b) Cross-sectional view of the MoS<sub>2</sub> transistor highlighting the underlap regions used to eliminate parasitic capacitances. The SiO<sub>2</sub> layer is 285 nm thick and the HfO<sub>x</sub> is 30 nm thick (c) 3D cartoon of a GSG MoS<sub>2</sub> FET .....19

Figure 2.5. (a) I<sub>ds</sub>-V<sub>gs</sub> transfer curves of a CVD MoS<sub>2</sub> RF FET. The current density exceeds 200 μA/μm at V<sub>gs</sub> = 5 V and V<sub>ds</sub> = 3.5 V. The inset is the g<sub>m</sub>-V<sub>gs</sub> transconductance curves. The peak g<sub>m</sub> is 38 μS/μm biased at V<sub>gs</sub> = -4.5 V and V<sub>ds</sub> = 3.5 V. (b) I<sub>ds</sub>-V<sub>ds</sub> output curves of a CVD MoS<sub>2</sub> RF FET. The V<sub>ds</sub> is swept from 0 V to 4 V with different V<sub>tg</sub>. The V<sub>tg</sub> is swept from -5 V to 5 V in steps of 1 V. These curves are used to find the minimum drain conductance g<sub>ds</sub> from which the voltage gain A<sub>v</sub> = g<sub>m</sub>/g<sub>ds</sub> is determined The back gate was grounded in all measurements. ....21

Figure 2.6. (a) Short circuit current gain  $|h_{21}|$  vs. frequency showing an extrinsic  $f_T$  of 2.8 GHz and an intrinsic  $f_T$  of 6.7 GHz. The device shows good linearity with the expected -20 dB/dec slope. (b) Maximum frequency of oscillation  $f_{max}$  vs. frequency showing an extrinsic  $f_{max}$  of 3.6 GHz and an intrinsic  $f_{max}$  of 5.3 GHz. (c) Voltage gain  $A_v$  expressed in Z-parameters as  $A_v = Z_{21}/Z_{11}$  vs. frequency. The  $A_v$  is 6 dB at the minimum frequency 100 MHz and voltage gain is realized until 3 GHz. ....23

Figure 2.7. (a) Effective carrier velocity,  $v_{eff}$ , as a function of drain voltage,  $V_{ds}$ . The  $v_{eff}$  is extracted from the  $f_T$  measurement at different drain biases. The  $v_{eff}$  begins to saturate beyond a  $V_{ds}$  of 3.5 V, indicating the velocity saturation regime. This represents an upper limit to the  $f_T$  achievable. The gate length establishing the channel electrical field is 250 nm .25

Figure 2.8. Extrinsic  $f_T$  and  $f_{max}$  as a function of gate length. The dashed line is a fit of the  $f_T$ -gate length data to a  $\frac{1}{L}$  line. The close fit indicates the device operates in the velocity saturation regime where  $f_T$  scales inversely with length. The  $f_{max}$  does not follow a particular trend with gate length.26

Figure 2.9. Test setup showing the various equipment used during circuit and device measurement. Starting from the left the PNA (VNA) was used for 2-port high frequency performance device characterization. The oscilloscope is used to measure the circuit output waveforms and is equipped with a 1 M $\Omega$  input impedance. The probe station houses the fabricated device. The LO and RF source are two function generators used as input signals. The DC supply provides the device operating bias. ....27



Figure 2.10. Circuit diagram of the measured CVD MoS<sub>2</sub> common source amplifier.

The input RF signal  $V_s$  is applied to the gate while the output RF signal is measured across the oscilloscope input impedance of 1 M $\Omega$ . The DC signals required to bias the device are coupled with the small-signal RF signals using bias-tees, which is represented by the  $C_{1,2}$  and  $L_{1,2}$  combination.....28

Figure 2.11. Common-source amplifier input and output measured waveforms.

Applying an input sine signal at 1.4 MHz with a peak-to-peak voltage  $V_{pp} = 100$  mV, an output signal of  $V_{pp} = 500$  mV is measured. This corresponds to a voltage gain  $A_v = 5$  (14 dB).....30

Figure 2.12. Circuit diagram of the measured CVD MoS<sub>2</sub> active mixer. The input RF signal is combined with a LO signal using a power combiner, and is sent to the gate of the FET. The DC signals required to bias the device are coupled with the small-signal RF signals using bias-tees.....31

Figure 2.13. (a) Output FFT of a CVD MoS<sub>2</sub> mixer showing the input RF and LO signals and the expected intermediate frequency ( $IF = RF - LO$ ) along with all the expected harmonics ( $2RF + LO$ ,  $2LO - RF \dots$ ). The green arrow represents the IF conversion gain which after removing the signal gain is about -15 dB. (b) IF output power as a function of LO power. The MoS<sub>2</sub> mixer shows good linearity.....33

Figure 3.1. (a) Comparison of transfer characteristics of a gate-first and gate-last MoS<sub>2</sub> FET. The left scale is in a log scale while the right scale is linear. (b) Comparison of the  $V_{th}$ s of a batch of gate-first and gate-last MoS<sub>2</sub> devices. The data is fit to a Gaussian distribution. This figure was adapted from ref 43.....37

Figure 3.2.	Comparison of the gate-first and gate-last fabrication process flows, where the former is an embedded gate transistor and the latter is a top-gated transistor. Note that in the gate-last case, the MoS <sub>2</sub> need not be transferred if it can be grown directly on the insulating substrate. This figure was adapted from ref 43. ....	38
Figure 3.3.	(a) A cross-sectional schematic of an embedded gate MoS <sub>2</sub> FET. (b) Optical image of a CVD MoS <sub>2</sub> device array with close-up gate finger layout (bottom-right inset). The scale bar for the array (top-left) is 200 $\mu\text{m}$ and the scale bar for the inset (bottom-right) is 10 $\mu\text{m}$ . ....	40
Figure 3.4.	Raman and photoluminescence (inset) spectra before and after transfer confirming the preserved CVD MoS <sub>2</sub> quality. The slight shift in the in-plane vibrational mode, E <sub>2g</sub> , and the blue shift in the photoluminescence peak correspond to a release of thermal mismatch induced strain....	41
Figure 3.5.	(a) Transfer curves, I <sub>ds</sub> -V <sub>gs</sub> , for a 150 nm gate length CVD MoS <sub>2</sub> device. The device shows enhancement mode operation with an I <sub>ON</sub> /I <sub>OFF</sub> ratio of 10 <sup>8</sup> at 100 mV of drain bias. (b) Transconductance curves, g <sub>m</sub> -V <sub>gs</sub> , for the same device. The device has a peak g <sub>m</sub> of 70 $\mu\text{S}/\mu\text{m}$ at a V <sub>ds</sub> of 2.5 V. (c) Output curves, I <sub>ds</sub> -V <sub>ds</sub> , for the same device. The device has a current density of 120 $\mu\text{A}/\mu\text{m}$ at a V <sub>ds</sub> of 3.5 V. The device shows current saturation beyond a V <sub>ds</sub> of 3 V .....	43

Figure 3.6. (a) Short circuit current gain,  $|h_{21}|$ , versus frequency showing an extrinsic  $f_T$  of 3.3 GHz and an intrinsic  $f_T$  of 20 GHz. The device shows good linearity with the expected  $-20$  dB/dec slope. (b) Maximum available power gain,  $MAG^{1/2}$ , versus frequency showing an extrinsic  $f_{max}$  of 9.8 GHz and an intrinsic  $f_{max}$  of 11.4 GHz. We attribute the high  $f_{max}$  to current saturation-mediated low output conductance,  $g_{ds}$ . (c) Extrinsic  $f_T$  and  $f_{max}$  as a function of gate lengths from 150 - 550 nm. The dashed line is a fit of the  $f_T$ - $L_g$  data to a  $1/L$  line. (d) Voltage gain,  $A_v$ , expressed in Z-parameters as  $A_v = Z_{21}/Z_{11}$  versus frequency. The extrinsic  $A_v$  gain is unity at 4.6 GHz. After de-embedding the unity gain frequency is 19.5 GHz. ....45

Figure 3.7. (a) Gummel's method of extracting  $f_T$  from the inverse slope of the  $\text{Im} \left[ \frac{1}{h_{21}(f)} \right]$ . The inverse slope yields a  $f_T$  of 20 GHz which agrees with the current gain measurement. (b) Mason's unilateral gain plotted versus frequency. This method yields a  $f_{max}$  of 10.3 GHz which is close to the  $MAG/MSG$  measured  $f_{max}$ . ....46

Figure 3.8. Circuit schematic for a MoS<sub>2</sub> GHz cascode amplifier. An input match network is used match to the 50  $\Omega$  source impedance. An output match network improves gain and bandwidth. The DC bias is not shown but can be provided by inductors connected to ground. ....50

Figure 3.9. (a) The input match return loss,  $S_{11}$ , and the output gain,  $S_{21}$ , versus frequency. There is a gain greater than 15 dB at 1.2 GHz with a bandwidth of about 200 MHz and an input return loss better than 10 dB. (b) Input and output isolation versus frequency. The cascode topology allows better than 20 dB of isolation as it mitigates the Miller effect.51

Figure 3.10.	(a) Track and hold circuit and waveform modeled on a CVD MoS <sub>2</sub> RF FET. (b) Full wave rectifier circuit and waveform. (c) Envelope detector used for AM demodulation. ....	53
Figure 4.1	Circuit schematic of a cascode amplifier. The Q <sub>1</sub> (M <sub>1</sub> ) FET is the input CS stage and Q <sub>2</sub> (M <sub>2</sub> ) is the common-gate (CG) stage. ....	57
Figure 4.2.	An ADS-generated schematic of a cascode in the GSG configuration. This design served as the basis for the initial MoS <sub>2</sub> cascode layout gds file. ....	59
Figure 4.3.	(a) Optical image of a CVD MoS <sub>2</sub> cascode circuit in the GSG configuration. The large V <sub>1</sub> node creates a parasitic capacitance with is modeled in the circuit diagram as a lumped capacitor, C <sub>p</sub> . (b) Zoomed-in image of the V <sub>1</sub> node with circled areas indicating metal line-to-line parasitic capacitances. ....	60
Figure 4.4.	Short-circuit current gain, h <sub>21</sub> , simulations of a MoS <sub>2</sub> cascode high frequency behavior using the measured s-parameters of a single MoS <sub>2</sub> FET. The red, blue and pink curves are the frequency responses for a single FET, a cascode, and a cascode with a capacitor tied to the intermediate node. ....	62
Figure 4.5.	(a) Cascode redesign in the GSG structure with the V <sub>G2</sub> pad split into symmetric pads. (b) Variation to the design in (a) which connects the V <sub>1</sub> trace to the center signal lines for both FETs, further reducing its footprint. (c) Cascode design variation where a single gate finger is used for M <sub>2</sub> with double the width. ....	63

- Figure 4.6.  $I_{ds}$ - $V_{gs,1}$  transfer curves for a CVD MoS<sub>2</sub> cascode. The left curves are in the log scale and the right curves are in the linear scale. The different traces are measured at different  $V_{gs,2}$  bias points with a fixed  $V_{ds} = 2$  V. ....64
- Figure 4.7. (a)  $I_{ds}$ - $V_{ds}$  output curves for a MoS<sub>2</sub> cascode circuit. The  $V_{gs,1}$  bias is held constant to maintain M<sub>1</sub> in saturation while  $V_{ds}$  is swept at various  $V_{gs,2}$  points. (b)  $I_{ds}$ - $V_{ds}$  output curves for a single FET within the same cascode circuit. In this case the upper M<sub>2</sub> FET is measured.....66
- Figure 4.8. (a) Extrinsic  $h_{21}$  current gain vs. frequency for a CVD MoS<sub>2</sub> cascode. The transit frequency,  $f_T$ , is about 1 GHz. (b) Extrinsic maximum available gain, MAG, vs. frequency. The  $f_{max}$  is about 6 GHz. The blue lines are 20 dB/dec slopes.....68
- Figure 4.9. A CVD MoS<sub>2</sub> cascode extrinsic current gain,  $h_{21}$ , vs. frequency at different top FET gate biases,  $V_{gs,2}$ . The  $f_T$  increases from about 500 MHz to 1 GHz as  $V_{gs,2}$  is increased from the purple to blue curve...68
- Figure 5.1. Cross-section of a dual-gated MoS<sub>2</sub> FET. The “eG” and “tG” labels are the embedded and top gates, respectively. The bottom dielectric is Al<sub>2</sub>O<sub>3</sub> and the top is HfO<sub>2</sub>. The thin green layer is the single layer CVD MoS<sub>2</sub>. The two gates are shorted together with a via.....72
- Figure 5.2. (a,b) Transfer curves,  $I_{ds}$ - $V_{gs}$ , for two different dual-gated CVD MoS<sub>2</sub> FETs. The three curves compare embedded gate FETs (red), embedded gate FETs with a top dielectric (blue), and the final dual-gated FET (black). The purple horizontal arrow represents the  $V_{th}$  shift after the top dielectric HfO<sub>2</sub> doping. The orange and green vertical arrows show the  $I_{ON}/I_{OFF}$  improvement due to increased current drive. ....73

Figure 5.3. Transconductance, $g_m$ , vs. gate voltage, $V_{gs}$ , curves for a dual-gated CVD MoS <sub>2</sub> FET. The three curves compare an embedded gate FET (red), embedded gate FET with a top dielectric (blue), and the final dual-gated FET (black). .....	74
Figure 5.4. (a) Transfer curves for a dual-gated CVD MoS <sub>2</sub> FET at different drain biases $V_{ds}$ . (b) Transfer curves for an embedded gate FET. This is the same as Figure 3.5(a). The two plots compare the degree of DIBL which is 0.2 in (a) and 0.3 in (b), when moving from a $V_{ds}$ of 100 mV to 1 V. ....	75
Figure A.1. Ground-signal-ground layout design rules. All devices fabricated in this study adhered to these design rules. Adapted from [50]......	77

# CHAPTER 1: The Effects of Substrates and Superstrates upon Two-Dimensional Layered Materials

## 1.1.1 INTRODUCTION

The effects of the substrate and superstrate upon two-dimensional layered materials (2DLMs) can greatly affect both the carrier contact injection and transport through the channel material. This is because confinement of charge carriers to a 2D plane amplifies the effects of the surrounding environment. Here the various effects of the substrate and superstrate upon single layer graphene and molybdenum disulfide ( $\text{MoS}_2$ ) are examined, which in turn can be extended to general 2DLMs. The initial discovery of single layer graphene from the now famous “scotch tape” method served as a precursor for one of the most advantageous aspects of 2DLMs [1]. This is the ability to “pick-up” a particular 2D layered sheet and transfer it upon a target substrate of choice. This has opened up many experimental avenues, such as the stacking of different “flavors” of 2DLMs to examine the physics of the interlayer interactions. A highly insulating substrate such as sapphire or  $\text{Al}_2\text{O}_3$  could serve as an ideal substrate for high frequency operation. Additionally one may even transfer 2DLMs upon flexible substrates to unlock the “bendability” of the ultrathin layers.

---

The results reported in this chapter have been published in: (1) “Poly (methyl methacrylate) as a self-assembled gate dielectric for graphene field-effect transistors” by A. Sanne, H. C. P. Movva, S. Kang, C. McClellan, C. M. Corbet, and S. K. Banerjee in Applied Physics Letters, vol. 104, issue 8, pp. 083106, (2014). Contributions: A. Sanne and H. C. P. Movva carried out the device design, fabrication, and electrical characterization with contributions from S. Kang, C. McClellan, and C. M. Corbet. S. K. Banerjee supervised the work, and all authors reviewed and commented on the results and the manuscript. (2) “Top-gated chemical vapor deposited  $\text{MoS}_2$  field-effect transistors on  $\text{Si}_3\text{N}_4$  substrates” by A. Sanne, R. Ghosh, A. Rai, H. C. P. Movva, A. Sharma, R. Rao, L. Mathew, and S. K. Banerjee in Applied Physics Letters, vol. 106, issue 6, pp. 062101, (2015). Contributions: A. Sanne carried out the device fabrication. A. Sanne, A. Rai, and H. C. P. Movva contributed to the electrical characterization. A. Sharma and R. Ghosh performed the material growth. R. Rao, L. Mathew, and S. K. Banerjee supervised the work, and all authors reviewed and commented on the results and the manuscript. A. Sanne is the corresponding author for the publications.

Ideal crystallographic graphene has a chemically inert surface without the dangling bonds needed for nucleation sites in atomic layer deposition (ALD) steps. As a result hexagonal boron nitride (hBN) has been shown to be an excellent encapsulating layer as the two materials share the same hexagonal crystal structure. But beyond lattice matching, the chemical composition of the encapsulating interface can cause severe carrier fluctuation in the graphene layer. This has been shown to be true on graphene on several substrates including SiO<sub>2</sub>, HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> and Si<sub>3</sub>N<sub>4</sub> [2]. The most common technique to nucleate the graphene surface is to deposit a thin metallic layer, and then allow the ambient environment to partially oxidize the surface. However, this has a negative effect on the mobility as it increases the long range and short range scattering parameters [3, 4]. The ideal gate dielectric for a graphene FET avoids the need for a nucleation layer, is scalable, and does not disrupt the charge neutrality point.

MoS<sub>2</sub>, similar to graphene, is also highly sensitive to the underlying substrate and superstrate. Multi-layer MoS<sub>2</sub> back-gated FETs on 50 nm Al<sub>2</sub>O<sub>3</sub> substrates have shown back-gated mobilities  $> 100 \text{ cm}^2/\text{Vs}$  [5], while multilayer MoS<sub>2</sub> FETs on 50 nm thick spin-coated poly(methyl methacrylate) (PMMA) substrates have achieved back-gated mobilities  $> 400 \text{ cm}^2/\text{Vs}$  [6]. Furthermore, the mobility can be engineered by applying an appropriate top gate dielectric, such as HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, or polymer dielectrics [6, 7, 8]. Applying a high- $k$  dielectric as either a substrate or superstrate increases the screening of charged impurities in the MoS<sub>2</sub> layer, which may enhance the mobility [9]. The interfacial-oxygen-vacancy mediated doping of MoS<sub>2</sub> by high- $k$  dielectrics, in general, leads to improved screening of charged impurities, suppression of homopolar phonon scattering, and reduction of the effective Schottky barriers at the contacts. The substrate may affect FET performance by introducing long range or short range charge disorder. It has been shown that the MoS<sub>2</sub>




follows the morphology of the substrate surface, whereby a rough surface may affect long range and short range scattering parameters.

## **1.2 GRAPHENE FETs WITH PMMA AS A GATE DIELECTRIC**

Most graphene field effect transistor (GFET) gate dielectric studies have focused on high- $k$  dielectrics such as  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$ , for reasons similar to those for Si CMOS, such as high transconductance. Many of the high- $k$  dielectric deposition processes, for instance, by ALD, require a “seed layer” to nucleate the dielectric film due to the intrinsic chemical inertness of the graphene surface. Low- $k$  dielectrics are used in conventional Si CMOS in the back-end to reduced RC time constants of metal interconnects.


One common low- $k$  dielectric commonly used in the fabrication process of 2DLMs is poly(methyl methacrylate) (PMMA). It is mainly used for lithographic patterning steps as a positive mask in electron beam lithography (EBL). Often PMMA residues are retained on the surface of 2D materials in the course of the fabrication process. Typically this is undesirable it serves as a p-type dopant shifting the graphene Dirac point to more positive voltages. Additionally GFETs with PMMA residues suffer mobility reductions. Additional annealing steps can be performed to remove these residues, but this increases the overall thermal budget of the GETs. An alternative approach to this problem is to retain the PMMA residues and exploit them as a low- $k$  self-contained organic gate dielectric for graphene field effect-transistors (GFETs). The use of PMMA as a gate dielectric avoids ALD-type steps for a low thermal budget process solution. Initial device trials proved that high temperature baking steps above the glass transition temperature ( $\sim 130^\circ\text{C}$ ) can leave a self-assembled, thin PMMA film on graphene, where a gate dielectric is created without additional atomic layer deposition type steps [10].

### PMMA Dielectric ( $\kappa = 2\sim 3$ )



**Figure 1.1:** (top) Process flow for a dual-gated GFET with a PMMA gate dielectric. The substrate is used as the back gate. For 4 point measurements, there are additional Hall probes within the contacts. (bottom) AFM and optical microscope images of the corresponding device in the process flow. The bottom-left image is an AFM image of a typical GFET with a clean surface. The bottom-middle image is an AFM of the GFET with PMMA residues prior to top-gate deposition. The PMMA film is approximately 8nm thick. The bottom-right image is an optical micrograph of a dual-gated GFET with a PMMA gate dielectric. The scale bars in all images are 1  $\mu\text{m}$ .

Dual-gated GFETs are fabricated as follows. The graphene active region is defined by e-beam lithography, and the excess graphene is etched away using  $\text{O}_2$  plasma. Next, metal contacts are defined by a second e-beam lithography step. Nickel is deposited as a source/drain contact metal using e-beam evaporation. A pre-lift-off high temperature bake is done to ensure that there are PMMA residues. The samples are then soaked in acetone. The acetone removes all the PMMA except a thin surface layer on the graphene. Next, back-gated electrical measurements of the GFETs are taken. A second, longer PMMA cure well above the PMMA glass transition temperature is done to further improve dielectric uniformity. The top gate is then defined by e-beam lithography and a Ni gate electrode is deposited. Figure 1.1 is an outline of the process flow for a GFET with a PMMA gate dielectric. Figures 1.1(a) and 1(b) are atomic force microscope (AFM) images of the GFET



**Figure 1.2:** (a) Resistance,  $R$ , vs. top-gate voltage,  $V_{TG}$ , measured in a dual-gated GFET with a PMMA dielectric. The curve is fit using a single mobility fit. The mobility of this device is  $9600 \text{ cm}^2/\text{Vs}$ . (b) Drain current,  $I_d$ , vs.  $V_{TG}$ . (c)  $I_d$  vs. back gate voltage,  $V_{BG}$ , for different  $V_{TG}$ . (d)  $V_{Dirac,BG}$  vs.  $V_{TG}$  measured from the  $R$  vs.  $V_{BG}$  traces for different top-gate biases.

channel before and after the PMMA baking step. Figure 1(c) is an optical microscope image of the dual-gated GFET.

Figure 1.2(a) shows a dual-gated GFET channel resistance measured as a function of the top-gate voltage ( $V_{TG}$ ). The electrical measurements were taken using 4-point resistance method, with a drain bias of 20 mV. The top-gate is insulated with 8 nm of PMMA measured with step height profiles using AFM. The resistance curve is fit using a simple GFET mobility model [11], and the estimated mobility is  $9600 \text{ cm}^2/\text{Vs}$ . Figure 1.2(b) is the drain current ( $I_d$ ) as a function of top-gate modulation. Figure 1.2(c) is the drain current as a function of the back gate voltage ( $V_{BG}$ ) at different  $V_{TG}$  voltages. Each trace shows the ambipolar characteristic of GFETs, with two charge neutrality points. This is because the GFETs have a middle channel region that is dual-gated and source-drain

access regions that are bottom-gated. The bottom-gated access region exhibits a fixed Dirac point at 9.7 V while the top-gate dependent Dirac point shifts with top-gate bias. The  $V_{BG}$  value at the charge neutrality point ( $V_{Dirac,BG}$ ) has a linear dependence on  $V_{TG}$ , as shown in Figure 1.2(c). The slope of the  $V_{Dirac,TG}$  vs.  $V_{BG}$  data is the ratio of the back-gate capacitance ( $C_{BG}$ ) to top-gate capacitance ( $C_{TG}$ ). The bottom dielectric capacitance is measured using  $100 \times 100 \mu m^2$  metal pads deposited on  $SiO_2$  to have a value of  $8 \text{ nF}/\mu m^2$ . Using the measured  $C_{BG}/C_{TG}$  ratio and the measured value of  $C_{BG}$ , the value of  $C_{TG}$  is calculated for each dual-gated GFET. The quantum capacitance does not contribute to the measured  $C_{TG}$  because the  $C_{BG}/C_{TG}$  is determined from the dependence of the charge neutrality point on  $V_{BG}$  and  $V_{TG}$ , where the Fermi energy is zero. The top-gate capacitance is calculated and, from it, a PMMA gate dielectric constant  $k = 3$  is extracted, which agrees well with reported values.

In summary, PMMA was found to be a viable low- $k$  organic dielectric for GFETs. The PMMA gate dielectric can be formed almost for “free” as a by-product of the e-beam lithography process and high temperature bakes through the fabrication process.


### 1.3 CVD $MoS_2$ SUBSTRATE AND SUPERSTRATE EFFECTS

A large roadblock to potential graphene-based CMOS devices is the absence of a bandgap, due to graphene’s Dirac cone band structure. As a result, other two-dimensional (2D) materials such as transition-metal dichalcogenides (TMDs) are being studied. Of the TMDs,  $MoS_2$  has particularly attracted a lot of attention.  $MoS_2$  is a 2D semiconductor with a bulk indirect bandgap of 1.3 eV, and a direct bandgap of 1.8 eV for single layers [12, 13, 14]. Its bandgap allows for high  $I_{ON}/I_{OFF}$  metal-oxide semiconducting field-effect transistors (MOSFETs). Top-gated FETs based on exfoliated monolayer  $MoS_2$  flakes on

SiO<sub>2</sub> have shown room temperature mobilities  $> 80 \text{ cm}^2/\text{Vs}$ , with  $I_{\text{ON}}/I_{\text{OFF}}$  ratios exceeding  $10^8$  [15]. Multi-layer MoS<sub>2</sub> back-gated FETs on 50 nm Al<sub>2</sub>O<sub>3</sub> substrates have shown back-gated mobilities  $> 100 \text{ cm}^2/\text{Vs}$ , while multilayer MoS<sub>2</sub> FETs on 50 nm thick spin-coated PMMA substrates have achieved back-gated mobilities  $> 400 \text{ cm}^2/\text{Vs}$  [3]. However, exfoliated MoS<sub>2</sub> flakes are typically small and cannot be scaled to large areas. One approach to obtaining large area MoS<sub>2</sub> is a chemical vapor deposition (CVD) growth process. Large area high quality films are necessary to move from laboratory experiments to industrial-scale production. This section examines substrate and superstrate effects on CVD MoS<sub>2</sub> as the initial step to evaluating MoS<sub>2</sub> FETs for digital and analog electronics.

Top-gated MoS<sub>2</sub> FETs were fabricated as follows. Suitable CVD-grown MoS<sub>2</sub> flakes were identified using a combination of optical contrast, Raman spectroscopy, and AFM images. Device active regions were defined using e-beam lithography. Excess MoS<sub>2</sub> was etched using Cl<sub>2</sub> plasma. Next, metal electrodes were defined with a second e-beam lithography step. A stack of silver/gold (20 nm/30 nm Ag/Au) was deposited as a low-work function (4.26 eV) source/drain metal electrodes to enhance n-type conduction of the MoS<sub>2</sub> FET. Following a metal liftoff in acetone, ALD was used to deposit a 25 nm thick layer of Al<sub>2</sub>O<sub>3</sub> or HfO<sub>2</sub> as a top-gate dielectric. The top-gate electrode was then defined using a final e-beam lithography step and deposited as a 50 nm stack of Ni/Au. A final metal liftoff in acetone completed device fabrication. An optical image of the final device structure used for temperature dependence and mobility extraction is shown in the inset of Figure 1.3(b).

Figure 1.3(a) is the  $I_{\text{ds}}\text{-}V_{\text{gs}}$  transfer characteristics of a CVD MoS<sub>2</sub> transistor with a top-gate dielectric of Al<sub>2</sub>O<sub>3</sub>. For all DC measurements, the device gate length ( $L_g$ ) is 300 nm and the widths ( $W$ ) vary from 10  $\mu\text{m}$  to 25  $\mu\text{m}$ , depending on the size of the CVD MoS<sub>2</sub> domain. The top gate voltage ( $V_{\text{tg}}$ ) is swept from -7 V to 7 V with the drain voltage ( $V_{\text{ds}}$ ) varying from 0.1 V to 2 V. The device exhibits a threshold voltage ( $V_{\text{th}}$ ) around -4 V,



**Figure 1.3:** (a) Drain-to-source current,  $I_{ds}$ , vs. top-gate voltage,  $V_{tg}$ , for different drain voltages,  $V_{ds}$ , on an  $\text{Al}_2\text{O}_3$  top-gated device. The threshold voltage,  $V_{th}$ , is around -4 V indicating n-type doping of the  $\text{MoS}_2$ . The  $I_{ON}/I_{OFF}$  ratio reaches  $10^7$  at a  $V_{ds}$  of 2 V. (b) Drain-to-source current,  $I_{ds}$ , vs. drain voltage  $V_{ds}$  for different  $V_{tg}$ . The device shows negligible currents until a  $V_{tg}$  of -2 V. Inset: Optical image of a top-gated  $\text{MoS}_2$  FET. (c) Drain-to-source current  $I_{ds}$  vs. top gate voltage  $V_{tg}$  for different drain voltages  $V_{ds}$  on an  $\text{HfO}_2$  top-gated device. Inset: Transconductance  $g_m$  vs. top gate voltage  $V_{tg}$ . (d) Drain-to-source current  $I_{ds}$  vs. drain voltage  $V_{ds}$  for a  $\text{HfO}_2$  top-gated device. With  $\text{HfO}_2$  as a gate dielectric, current drives are much larger and saturation is improved. The scale bar is 5  $\mu\text{m}$ .


indicating n-type doping of the  $\text{MoS}_2$ , extrinsically during fabrication or intrinsically during growth. This is common for both CVD and exfoliated  $\text{MoS}_2$  devices, intrinsically caused by sulfur vacancies in the  $\text{MoS}_2$  and extrinsically by doping sources such as PMMA and acetone. With  $\text{Al}_2\text{O}_3$  as the top gate dielectric, the  $I_{ON}/I_{OFF}$  ratios exceed  $10^7$  at a  $V_{ds}$  of 2 V with off-state currents less than  $10^{-7}$   $\mu\text{A}/\mu\text{m}$ . Using the slope of the  $I_{ds}$ - $V_{gs}$  curve in the linear region, the field-effect mobility is calculated using  $\mu_{FE} = \left[ \frac{dI_{ds}}{dV_{gs}} \right] \left[ \frac{L}{WC_{ox}V_{ds}} \right]$ . Operating at a low-field  $V_{ds}$  of 100 mV, a maximum mobility of 24  $\text{cm}^2/\text{Vs}$  is extracted. Figure 1.3(b) shows the  $I_{ds}$ - $V_{ds}$  output curves. The non-linear concave-up curves indicate a

significant Schottky barrier to transport. Figure 1.3(c) is the  $I_{ds}$ - $V_{gs}$  transfer characteristics and Figure 1.3(d) is the  $I_{ds}$ - $V_{ds}$  output characteristics of a monolayer CVD MoS<sub>2</sub> transistor with a top gate dielectric of HfO<sub>2</sub>. The current densities for HfO<sub>2</sub> are much larger than that of Al<sub>2</sub>O<sub>3</sub>, exceeding 55  $\mu A/\mu m$  at a  $V_{ds}$  of 2 V. As shown in the inset of Figure 1.3(c), the devices with a HfO<sub>2</sub> gate dielectric on Si<sub>3</sub>N<sub>4</sub> substrates achieve a maximum transconductance ( $g_m$ ) of 6  $\mu S/\mu m$  at a  $V_{ds}$  of 2 V. The low  $V_{ds}$  current shows greater linearity in HfO<sub>2</sub> compared to Al<sub>2</sub>O<sub>3</sub>, indicating a lowered Schottky barrier. This can be explained as a thinning of the contact Schottky barriers due to interfacial oxygen-vacancy mediated charge transfer doping. However, HfO<sub>2</sub> significantly degrades the  $I_{ON}/I_{OFF}$  ratio and induces a large negative  $V_{th}$  shift. This doping effect can be further confirmed by using HfO<sub>2</sub> as both the substrate and superstrate. Figure 1.4 compares the transfer characteristics of a SiO<sub>2</sub>/MoS<sub>2</sub>/HfO<sub>2</sub> FET with a HfO<sub>2</sub>/MoS<sub>2</sub>/HfO<sub>2</sub> FET. The doping effects are further exaggerated in the HfO<sub>2</sub>-sandwiched device. The  $V_{th}$  is now shifted negative beyond -10

V. The additional oxygen-deficient  $\text{HfO}_2$  layer provides even more surface charge transfer doping to further improve current density. The choice between  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  presents a tradeoff between  $V_{\text{th}}$  shifts and  $I_{\text{ON}}/I_{\text{OFF}}$  ratios with current drive and transconductance. This tradeoff is further examined and utilized in the context of radio frequency (RF) devices in successive chapters.

#### 1.4 SUMMARY

In summary, PMMA was found to be a viable low-k organic dielectric for GFETs. The PMMA gate dielectric can be formed almost for “free” as a by-product of the e-beam lithography process and high temperature bakes through the fabrication process. Measuring the inverse top-gate capacitance as the PMMA is scaled down, we measure the dielectric constant of PMMA to be around  $k = 3$ , which agrees with reported values. The dielectric constant is smaller for thinner dielectrics, possibly due to decreased polarization with



**Figure 1.4:** (a) Drain-to-source current  $I_{\text{ds}}$  vs. top-gate voltage  $V_{\text{tg}}$  for a  $\text{MoS}_2$   $\text{HfO}_2$  top-gated FET compared with an  $\text{HfO}_2$ -sandwiched FET. The negative  $V_{\text{th}}$  shift is exacerbated in the sandwiched FET. The additional  $\text{HfO}_2$  layer provides even more surface charge transfer to further improve current densities.



increased annealing budgets. The a low gate leakage current density of less than a  $\text{pA}/\mu\text{m}^2$  and high channel mobilities of  $\sim 10,000 \text{ cm}^2/\text{V}\cdot\text{s}$  can be achieved with this simple, low- $k$  organic gate dielectric process.

Top-gated CVD  $\text{MoS}_2$  FETs on  $\text{Si}_3\text{N}_4$  show comparable electrical performance to  $\text{SiO}_2$  substrates. We achieve a mobility of  $24 \text{ cm}^2/\text{Vs}$  with  $I_{\text{ON}}/I_{\text{OFF}}$  ratios exceeding  $10^7$ . Using  $\text{HfO}_2$  as a top gate dielectric, devices achieve current densities of  $55 \mu\text{A}/\mu\text{m}$  and a transconductance of  $6 \mu\text{S}/\mu\text{m}$ . Temperature dependence of mobility in  $\text{MoS}_2$  on  $\text{Si}_3\text{N}_4$  shows a strong suppression of charged impurity scattering and a weaker than expected dependence on phonon scattering, suggesting the  $\text{Si}_3\text{N}_4$  may play a role in screening remote phonons.

## CHAPTER 2: Top-gated CVD MoS<sub>2</sub> FETs Operating at Gigahertz Frequencies

### 2.1 INTRODUCTION

Using high- $k$  dielectrics and substrate/superstrate engineering exfoliated monolayer MoS<sub>2</sub> FETs have shown  $I_{ON}/I_{OFF} > 10^8$  with mobilities exceeding 80 cm<sup>2</sup>/Vs [15]. Additionally, exfoliated monolayer MoS<sub>2</sub> FETs have exhibited current saturation with on-state current densities of 300  $\mu$ A/ $\mu$ m, as well as transconductance exceeding 40  $\mu$ S/ $\mu$ m. While the mobility of MoS<sub>2</sub> is lower than graphene, the intrinsic bandgap in MoS<sub>2</sub> has resulted in voltage gain,  $A_v = g_m/g_{ds}$ , greater than 30 [16]. Moreover, theoretical calculations predict electron saturation velocities greater than  $3 \times 10^6$  cm/s [17], which is sufficient to afford GHz transit frequencies at sub-micron channel lengths. These properties make MoS<sub>2</sub> a desirable candidate for RF applications. Initial work on exfoliated monolayer MoS<sub>2</sub> RF FETs yielded an  $f_T$  of 2 GHz and  $f_{max}$  of 2.2 GHz at a gate length of 240 nm [14], while multilayer flakes have achieved an  $f_T$  of 42 GHz and  $f_{max}$  of 50 GHz at a gate length of 68 nm [16].


---

The results reported in this chapter have been published in: (1) “Radio Frequency Transistors and Circuits Based on CVD MoS<sub>2</sub>” by A. Sanne, R. Ghosh, A. Rai, M. N. Yogeesh, S. H. Shin, A. Sharma, K. Jarvis, L. Mathew, R. Rao, D. Akinwande, and S. K. Banerjee in Nano Letters, vol. 15, no. 8, pp. 5039–5045, 2015. Contributions: A. Sanne carried out the device design, fabrication, and electrical characterization. R. Ghosh and A. Sharma performed the material growth. A. Sanne and M. N. Yogeesh performed the circuit design and measurements. L. Mathew, R. Rao, D. Akinwande, and S. K. Banerjee supervised the work, and all authors reviewed and commented on the results and the manuscript. A. Sanne is the corresponding author for the publications.

A previous study on chemical vapor deposited (CVD) MoS<sub>2</sub> presented high frequency measurements and achieved an  $f_T$  of 900 MHz and  $f_{max}$  of 1 GHz at a gate length of 300 nm [18]. Simulations predict that much higher cutoff frequencies are possible as MoS<sub>2</sub> transistor channel lengths are scaled down to gate lengths of  $\sim 15$  nm [19]. A wide array of both analog and digital electronic circuits based on MoS<sub>2</sub> have been demonstrated [20, 21]. Similar to the initial work done on graphene, most device characterizations using MoS<sub>2</sub> have utilized exfoliated samples. However, in order for MoS<sub>2</sub> based devices to move from laboratory studies to industrial scale applications, large area growth of high quality material is needed. Different methods including liquid exfoliation [22] and direct sulfurization of molybdenum thin films [23] have been successfully used to synthesize large MoS<sub>2</sub> monolayers. However, the overall simplicity and the high quality of films obtained using the sulfurization of MoO<sub>3</sub> has made it the most widely used method of synthesizing monolayer MoS<sub>2</sub> [24-26]. In this letter, we demonstrate high performance RF FETs based on CVD monolayer MoS<sub>2</sub> using the sulfurization of MoO<sub>3</sub>. With operating frequency in the GHz range, we are able to realize amplifiers and frequency mixers with fabricated CVD MoS<sub>2</sub> FETs.

## 2.2 CVD MoS<sub>2</sub> MATERIAL SYNTHESIS


Similar to the initial work done on graphene, most device characterizations using MoS<sub>2</sub> have utilized exfoliated samples. However, in order for MoS<sub>2</sub> based devices to move from laboratory studies to industrial scale applications, large area growth of high quality



**Figure 2.1:** Schematic of the MoS<sub>2</sub> growth setup starting from the solid precursors MoO<sub>3</sub> and sulfur. The furnace was single zone, with independent heating sources for the MoO<sub>3</sub> and the sulfur sources.

material is needed. Different methods including liquid exfoliation and direct sulfurization of molybdenum thin films have been successfully used to synthesize large MoS<sub>2</sub> monolayers. However, the overall simplicity and the high quality of films obtained using the sulfurization of MoO<sub>3</sub> has made it the most widely used method of synthesizing monolayer MoS<sub>2</sub>. As a result we chose the sulfurization of MoO<sub>3</sub> for synthesizing the large area MoS<sub>2</sub> used for all the device results presented here.

The MoS<sub>2</sub> atomic layer films were grown by a standard vapor transfer growth process (Figure 2.1) within a quartz tube with an inner diameter of 22 mm and a Lindberg/Blue M furnace. The starting materials were MoO<sub>3</sub> (15 mg) and sulfur (1 g)



**Figure 2.2:** (a,b,c) Controlled large-area growth of continuous monolayer MoS<sub>2</sub> in the mm<sup>2</sup> scale. (d) Individual isolated domains with edge lengths > 100 μm.


powder that were loaded in separate alumina crucibles and placed inside the tube, with the sulfur crucible outside the actual furnace and heated independently using a heating tape. The substrates used for this work were surface cleaned 285 nm SiO<sub>2</sub> on highly resistive Si ( $> 5000 \Omega\cdot\text{cm}$ ). Controlled large area growth was accomplished by using masking and target substrates. Both the masking and target substrates used were from the same wafer. The polished side of the substrates faced the MoO<sub>3</sub> precursor. By controlling the distance between individual masking substrates we could control the area of the continuous monolayer region. The procedure for the growth consisted of loading the starting materials and substrates, followed by pumping down the tube to base pressure ( $< 10$  mTorr). This was followed by purging the tube and the gas lines by flowing in UHP N<sub>2</sub> gas at 200 sccm. After 4 purging cycles the tube was filled with N<sub>2</sub> to 1 atmosphere of pressure. Then the temperature of the furnace was raised to 850 °C at a rate of 50 °C/min. When the temperature of the tube furnace was at 650 °C, the sulfur was heated to 150 °C ( $\pm 5$  °C) and held there at that temperature. The growth continued for 5 min at 850 °C. After the 5 minutes at 850 °C the heater in the furnace was turned off for cooling without any feedback. Heating of the sulfur was cut off once the furnace cooled down to 650 °C. Figure 2.2(a,b,c) show optical images of resulting large area growths. Figure 2.2(d) shows a typical individual triangular domain with an edge length of 100  $\mu\text{m}$  to be used for device fabrication.

### **2.2.1 CVD MoS<sub>2</sub> MATERIAL CHARACTERIZATION**

After the CVD MoS<sub>2</sub> material growth, it is necessary to evaluate the film quality. The film quality plays a large role in the electrical performance of the MoS<sub>2</sub> FET. Since the chemical vapor deposited MoS<sub>2</sub> was grown directly onto the SiO<sub>2</sub> surface used for device fabrication, we can directly measure the MoS<sub>2</sub> material with any additional transfer

steps. The advantage of this as compared to transferred films is we avoid any organic contaminants gathered during the transfer. As shown in Figure 2.3, thickness and material quality of the films were characterized using a combination of Raman spectroscopy, photoluminescence spectroscopy (PL), and transmission electron microscopy (TEM).

From the Raman spectrum in Figure 2.3(a), the  $E_{12g}$  peak is at  $383.5 \text{ cm}^{-1}$  and the  $A_{1g}$  peak at  $403.1 \text{ cm}^{-1}$ . This corresponds to a delta ( $\Delta$ ) of  $19.6 \text{ cm}^{-1}$ , which is characteristic of CVD grown monolayer  $\text{MoS}_2$  [27]. The full width at half maximum (FWHM) of the  $E_{12g}$  and  $A_{1g}$  peaks is an indicator of the material quality of the film [28]. From the Raman spectrum,




**Figure 2.3:** (a) Raman spectra of CVD  $\text{MoS}_2$ . The  $E_{12g}$  peak is at  $383.5 \text{ cm}^{-1}$  and the  $A_{1g}$  at  $403.1 \text{ cm}^{-1}$ , corresponding to a delta of  $19.6 \text{ cm}^{-1}$ . (b) Photoluminescence spectra of CVD  $\text{MoS}_2$ . There is a peak at  $663 \text{ nm}$  ( $1.87 \text{ eV}$ ) and a smaller peak at  $623 \text{ nm}$  ( $1.99 \text{ eV}$ ) corresponding to the A and B excitons. (c) FFT corrected high resolution TEM image of monolayer CVD  $\text{MoS}_2$  with lattice spacing of  $0.27 \text{ nm}$ . The inset shows the diffraction pattern from the same area. (d) Large area  $\text{MoS}_2$  growth in the  $\text{mm}^2$  scale.

we measure a FWHM of  $4.6 \text{ cm}^{-1}$  for the  $E_{2g}^1$  peak and  $5.9 \text{ cm}^{-1}$  for the  $A_{1g}$  peak, which is similar to that reported for other CVD grown  $\text{MoS}_2$  samples [29]. The strong signal obtained from the PL spectroscopy in Figure 2.3(b) further confirms the existence of a direct band gap that is expected in monolayer  $\text{MoS}_2$ . The strong peak around 663 nm (1.87 eV) and a much smaller peak around 623 nm (1.99 eV) correspond to the A and B excitons and is similar to those observed for exfoliated monolayer  $\text{MoS}_2$  [30]. Transmission electron microscopy (TEM) was used in order to evaluate the crystallinity of the CVD  $\text{MoS}_2$ . Figure 2.3(c) shows the FFT filtered high resolution TEM image of monolayer  $\text{MoS}_2$ , while the inset shows the selected area electron diffraction (SAED) of the same region. The hexagonal lattice structure and the lattice spacing of 0.27 nm is as expected from crystalline  $\text{MoS}_2$ . Figure 2.3(d) shows mm-scale growth of single layer CVD  $\text{MoS}_2$  on a  $\text{SiO}_2/\text{Si}$  substrate. Raman and PL spectroscopy was done using a Witec Alpha 300 micro-Raman confocal microscope, with the laser operating at a wavelength of 488 nm. Parameters in our mapping were (i) grating (Raman) = 1800 g/mm, (PL) = 600 g/mm; (ii) integration time/pixel = 1 s; (iii) resolution = 3 pixels/ $\mu\text{m}$ . TEM was done using a JEOL 2010F Transmission Electron Microscope.

### 2.3 TOP-GATED CVD $\text{MoS}_2$ RF FETs FABRICATION

Top-gated CVD  $\text{MoS}_2$  FETs in the ground-signal-ground (GSG) layout for high-frequency characterization were fabricated as follows. Monolayer  $\text{MoS}_2$  domains grown on highly resistive  $\text{Si}/\text{SiO}_2$  substrates were identified using a combination of optical






**Figure 2.4:** (a) Optical image of a CVD MoS<sub>2</sub> FET in the ground-signal-ground structure (GSG) required for high frequency measurements. The inset shows a zoomed in layout of a device with  $L_g = 250$  nm and  $W = 20$   $\mu$ m. (b) Cross-sectional view of the MoS<sub>2</sub> transistor highlighting the underlap regions used to eliminate parasitic capacitances. The SiO<sub>2</sub> layer is 285 nm thick and the HfO<sub>x</sub> is 30 nm thick. (c) 3D cartoon of a GSG MoS<sub>2</sub> FET.

contrast, Raman spectroscopy, and atomic force microscopy (AFM). Device active regions were defined using electron beam lithography (EBL). Excess MoS<sub>2</sub> was etched using Cl<sub>2</sub>

plasma. Next, source/drain metal electrodes were defined with EBL. A stack of Ag/Au (20 nm/30 nm) was deposited as low-work function (4.26 eV) source/drain metal electrodes. It has been shown that as-deposited Ag films on MoS<sub>2</sub> results in a smooth and dense interface, thereby, facilitating electron injection in the MoS<sub>2</sub> channel [31]. Atomic layer deposition (ALD) was used to deposit a 30 nm thick layer of HfO<sub>x</sub> with dielectric constant  $k \sim 18$  as the top gate dielectric. The subscript “x” for the oxygen content represents the uncertain stoichiometry of the ALD hafnium oxide film. The top gate electrode was then defined using a final EBL step. The top gate metal fingers were formed with 50 nm of Ni. Figure 2.4(a) shows an optical image of the final device structure in the GSG configuration. Figure 2.4(b) shows a cross-sectional schematic of the GSG MoS<sub>2</sub> FET. Figure 2.4(c) is a 3D cartoon of a GSG MoS<sub>2</sub> FET. The gate length ( $L_g$ ) of all devices was 250 nm, and was verified using AFM after device fabrication. Underlap regions of 100 nm were left on either side of the gate to prevent parasitic source/drain capacitances. However, these access regions add to the overall contact resistance of the device. Measurements presented were taken in ambient atmosphere at room temperature in the dark.

## 2.4 TOP-GATED CVD MoS<sub>2</sub> FETs DC CHARACTERIZATION

Figure 2.5(a,b) shows the  $I_{ds}$ - $V_{gs}$  transfer characteristics and  $I_{ds}$ - $V_{ds}$  output characteristics of a monolayer MoS<sub>2</sub> FET with a width,  $W$ , of 20  $\mu\text{m}$ . The device achieves current densities of 200  $\mu\text{A}/\mu\text{m}$  at  $V_{gs} = 5 \text{ V}$  and  $V_{ds} = 3.5 \text{ V}$ . The threshold voltage ( $V_{th}$ ) is around -9 V, indicating a highly depleted-mode device due to unintentional n-type doping of the MoS<sub>2</sub> during growth and fabrication. This is common for both CVD and exfoliated MoS<sub>2</sub> devices, which in recent studies has been attributed intrinsically to sulfur vacancies in the MoS<sub>2</sub> and extrinsically to doping resulting from the interfacial O vacancies at the MoS<sub>2</sub> – HfO<sub>x</sub> interface. As a result of the oxygen vacancies, the uncompensated



**Figure 2.5:** The back gate was grounded in all measurements. (a)  $I_{ds}$ - $V_{gs}$  transfer curves of a CVD MoS<sub>2</sub> RF FET. The current density exceeds 200  $\mu A/\mu m$  at  $V_{gs} = 5$  V and  $V_{ds} = 3.5$  V. The inset is the  $g_m$ - $V_{gs}$  transconductance curves. The peak  $g_m$  is 38  $\mu S/\mu m$  biased at  $V_{gs} = -4.5$  V and  $V_{ds} = 3.5$  V. (b)  $I_{ds}$ - $V_{ds}$  output curves of a CVD MoS<sub>2</sub> RF FET. The  $V_{ds}$  is swept from 0 V to 4 V with different  $V_{tg}$ . The  $V_{tg}$  is swept from -5 V to 5 V in steps of 1 V. These curves are used to find the minimum drain conductance  $g_{ds}$  from which the voltage gain  $A_v = g_m/g_{ds}$  is determined.

hafnium atoms at the MoS<sub>2</sub> surface lead to the creation of donor states near the conduction band of monolayer MoS<sub>2</sub>, resulting in n-type charge transfer doping [32, 33]. The Hf:O ratio in our ALD HfO<sub>x</sub> film was estimated to be ~1:1.56 from x-ray photoelectron spectroscopy (XPS), thereby confirming the oxygen deficiency. Furthermore, the doping of the MoS<sub>2</sub> channel upon ALD HfO<sub>x</sub> encapsulation was confirmed by the red shift and peak broadening of the out-of-plane A<sub>1g</sub> Raman mode of MoS<sub>2</sub>. It can be surmised that this interfacial-oxygen-vacancy mediated doping of MoS<sub>2</sub> by the as-deposited ALD HfO<sub>x</sub> layer is primarily responsible for the enhanced performance of our CVD MoS<sub>2</sub> FETs [32, 33, 34]. This n-doping would help reduce the contact resistance due to thinning of the Schottky barrier width along the Ag-MoS<sub>2</sub> contact regions. Moreover, the increased electron sheet density in the MoS<sub>2</sub> channel would result in improved screening of the substrate charged impurities and softening of the A<sub>1g</sub> phonon modes of MoS<sub>2</sub>, even before the application of external electrostatic biases. The inset of Figure 2.5(a) shows the  $g_m$ - $V_{gs}$  transconductance curves for the CVD MoS<sub>2</sub> FET. The device achieves a maximum  $g_m$  of 38  $\mu S/\mu m$  at  $V_{gs} = -4.5$  V and  $V_{ds} = 3.5$  V. Using the  $I_{ds}$ - $V_{gs}$  transfer curves at a low-field  $V_{ds}$  of 0.01 V and a


TMD FET device model [35], we extract estimates for mobility and contact resistance to be  $\mu_{\text{FE}} = 55 \text{ cm}^2/\text{Vs}$  and  $R_c = 2.5 \text{ k}\Omega\cdot\mu\text{m}$ .

## 2.5 TOP-GATED CVD MoS<sub>2</sub> FETs RF CHARACTERIZATION

The radio frequency performance of CVD MoS<sub>2</sub> can be evaluated from the transit frequency  $f_T$ . The frequency at which the current gain ( $|h_{21}|$ ) is unity (0 dB) is the  $f_T$  of the device. In order to measure the transit frequency, an Agilent Microwave Network Analyzer (VNA-E8361C) was used for RF characterization in the range of 100 MHz to 10 GHz. To determine the intrinsic frequency performance of CVD MoS<sub>2</sub> FETs, standard OPEN and SHORT structures were used to de-embed parasitic capacitances and resistances. These structures were fabricated in close vicinity to the device-under-test (DUT) on the same substrate with identical layouts. The as-measured S-parameters were extracted from a monolayer CVD MoS<sub>2</sub> device with  $L_g = 250 \text{ nm}$  and  $W = 20 \mu\text{m}$ . The short circuit current gain  $|h_{21}|$  vs. frequency is shown in Figure 2.6(a). Operating at  $V_{\text{gs}} = -4.5 \text{ V}$  and  $V_{\text{ds}} = 3.5 \text{ V}$  corresponding to the maximum  $g_m$  point, the device extrinsic  $f_T$  is measured to be 2.8 GHz. After applying de-embedding parameters, the intrinsic  $f_T$  reaches 6.7 GHz [36]. The device shows good linearity in the log-scale with the expected -20 dB/dec slope. A higher  $f_T$  can be achieved by improving the  $g_m$  (by shortening the  $L_g$ ), optimizing the layout to reduce parasitic capacitances, and reducing the contact resistance.

Another figure of merit for high-frequency transistors is the maximum frequency of oscillation,  $f_{\text{max}}$ . This is the frequency limit at which there is power gain given matched input and output impedances. The  $f_{\text{max}}$  of a FET depends on the drain conductance  $g_{\text{ds}}$ , which in turn depends on the saturation characteristics at the device operating point. The maximum available gain (MAG) was obtained from the measured S-parameters and is shown in Figure 2.6(b). Operating at the same DC bias point, we measure an extrinsic  $f_{\text{max}}$

of 3.6 GHz. Using the same de-embedding procedure, the intrinsic maximum oscillation frequency is extracted to be  $f_{\max} = 5.3$  GHz. The  $f_{\max}$  can be further improved by operating the device in deeper saturation to reduce  $g_{ds}$ , by using a thicker gate metal to reduce gate resistance, and by reducing the access resistance at the contacts. In amplifier design, it is important to know the intrinsic voltage gain  $A_v$ . The intrinsic voltage gain can be extracted




**Figure 2.6:** (a) Short circuit current gain  $|h_{21}|$  vs. frequency showing an extrinsic  $f_T$  of 2.8 GHz and an intrinsic  $f_T$  of 6.7 GHz. The device shows good linearity with the expected -20 dB/dec slope. (b) Maximum frequency of oscillation  $f_{\max}$  vs. frequency showing an extrinsic  $f_{\max}$  of 3.6 GHz and an intrinsic  $f_{\max}$  of 5.3 GHz. (c) Voltage gain  $A_v$  expressed in Z-parameters as  $A_v = Z_{21}/Z_{11}$  vs. frequency. The  $A_v$  is 6 dB at the minimum frequency 100 MHz and voltage gain is realized until 3 GHz.

from DC measurements as  $A_v = g_m/g_{ds}$ . The voltage gain can also be measured as a function of frequency by converting the S-parameters to impedance Z-parameters. Figure 2.6(c) shows the measured extrinsic and intrinsic voltage gain  $A_v = Z_{21}/Z_{11}$ . At 100 MHz, the extrinsic voltage gain is equal to 6 dB and voltage gain is realized until a frequency of 3 GHz.


### 2.5.1 VELOCITY SATURATION IN CVD MoS<sub>2</sub>

The lateral electric field used for  $f_T$  measurement is in the high-field limit where carrier transport is determined by velocity saturation ( $v_{sat}$ ). In this limit  $f_T$  scales inversely with channel length, hence, the frequency-length ( $f_T \cdot L_g$ ) product is a useful metric for device performance benchmarking. The device RF measurements correspond to an  $f_T \cdot L_g$  metric of  $\sim 1.68$  GHz- $\mu\text{m}$ , which is within the expected range for MoS<sub>2</sub>. Furthermore, from the maximum  $f_T$  achieved, the carrier saturation velocity  $v_{sat}$  can be estimated using the high-field expression  $v_{sat} = \frac{L_g}{\tau} = 2\pi f_T L_g$ , where  $\tau$  is the carrier transit time [37]. Using the device gate length of 250 nm, we extract  $v_{sat} \approx 1.1 \times 10^6$  cm/s. This result is within a factor of 4 of theoretical estimates of monolayer MoS<sub>2</sub> saturation velocities based on DFT and Monte Carlo simulations [17, 38]. The effective velocity,  $v_{eff}$ , is shown in Figure 2.7 as a function of horizontal electric field ( $V_{ds}$ ) for the RF MoS<sub>2</sub> device. It can be seen that the velocity does not change much in this high field regime of  $V_{ds} > 3.5$  V. At these high electric fields the carrier velocity in the MoS<sub>2</sub> increases beyond the optical phonon energy. This increases the probability of carriers to emit an optical phonon, resulting in increased optical phonon scattering. The increased optical phonon scattering causes the carrier velocity to saturate with increased electric fields.



**Figure 2.7:** Effective carrier velocity  $v_{\text{eff}}$  as a function of drain voltage  $V_{\text{ds}}$ . The  $v_{\text{eff}}$  is extracted from the  $f_T$  measurement at different drain biases. The  $v_{\text{eff}}$  begins to saturate beyond a  $V_{\text{ds}}$  of 3.5 V, indicating the velocity saturation regime. This represents an upper limit to the  $f_T$  achievable. The gate length establishing the channel electrical field is 250 nm.

Further evidence of velocity saturation is evident in the scaling of  $f_T$  with gate length. In conventional non-velocity saturation regime devices  $f_T = \frac{g_m}{2\pi(C_{gs})} = \frac{3}{4} \frac{\mu_n V_{OV}}{\pi L^2}$ . Where  $C_{gs}$  is the channel capacitance and can be estimated as  $C_{gs} = \frac{2}{3} W L_g C_{ox}$  in the saturation regime. Here it shows the  $f_T$  increase as the square of the decreasing gate length. The  $g_m$  improves with decreasing  $L_g$  while improving the  $C_{gs}$  at the same time, hence the square dependence. This served to vastly improve achievable cutoff frequencies with early generation scaling. However in modern devices the magnitude of the operating electric fields bring saturation velocity into effect and the  $f_T$  scaling must be reexamined. Looking at the drain current in velocity saturation  $I_{DS} \approx \frac{\mu_n C_{ox} W}{2} E_{sat} (V_{GS} - V_{th})$ . We differentiate this expression with respect to the  $V_{gs}$  to get the transconductance  $g_{m,sat} = \frac{\mu_n C_{ox} W}{2} E_{sat}$ . Now the expression for  $f_T$  as a function of  $L_g$  is  $f_T = \frac{g_{m,sat}}{2\pi(C_{gs})} = \frac{3}{4} \frac{\mu_n E_{sat}}{L_g}$ . Here the  $f_T$  loses its square dependence and is now linearly improves with reducing gate lengths. The  $f_T$  and




**Figure 2.8:** Extrinsic  $f_T$  and  $f_{max}$  as a function of gate length. The dashed line is a fit of the  $f_T$ -length data to a  $\frac{1}{L}$  line. The close fit indicates the device operates in the velocity saturation regime where  $f_T$  scales inversely with length, as opposed to a square dependence in not velocity saturated operation. The  $f_{max}$  does not follow a particular trend.

$f_{max}$  are measured at different gate lengths for MoS<sub>2</sub> RF FETs. Figure 2.8 shows the obtained extrinsic  $f_T$  values from gate lengths of 200 nm to 1  $\mu$ m as the triangular data points. The dashed line represents a fit of the  $f_T$  data to a  $\frac{1}{L}$  line. The close fit further confirms operation in the velocity saturation regime. The  $f_{max}$ - $L_g$  relationship is also shown in Figure 2.8 as the square data points. The scaling of  $f_{max}$  does not follow the same  $\frac{1}{L}$  trend as  $f_T$ . This is because individual device parameters such as gate resistance and output conductance affect the  $f_{max}$  for any particular gate length.



## 2.6 TOP-GATED CVD MoS<sub>2</sub> FET CIRCUIT DEMONSTRATION

High mobility, current saturation, GHz frequency performance ( $f_T$  and  $f_{max}$ ), and high voltage gain motivated us to implement analog circuits using our monolayer CVD MoS<sub>2</sub> FETs. We designed and fabricated a common source (CS) amplifier and an active mixer using CVD monolayer MoS<sub>2</sub>. In order to measure the MoS<sub>2</sub> DUT circuit operation, a test setup had to be established incorporating the probe station used to contact the fabricated devices. Figure 2.9 is a picture of the test equipment used during device and circuit measurement. Starting from the left of the image, the PNA (VNA) was used for 2-port high frequency performance device characterization. The oscilloscope is used to measure the circuit output waveforms and is equipped with the 1 M $\Omega$  input impedance. The probe station houses the fabricated device. The LO and RF source are two function generators used as input signals. And finally the DC supply provides the device bias.




**Figure 2.9:** Test setup showing the various equipment used during circuit and device measurement. Starting from the left the PNA (VNA) was used for 2-port high frequency performance device characterization. The oscilloscope is used to measure the circuit output waveforms and is equipped with the 1 M $\Omega$  input impedance. The probe station houses the fabricated device. The LO and RF source are two function generators used as input signals. And finally the DC supply provides the device bias.

The probe station houses the fabricated device. The LO and RF source are two function generators used as input signals. And finally the DC supply provides the device bias. Not shown are the bias tees which were used to couple the RF and DC signals together. A major challenge in establishing the test setup is maintaining uniform connection types throughout the various equipment. For example, the oscilloscope and supplies all are connected with a triaxial BNC connector, whereas the device is probed with high frequency coaxial cables. Converting between these different types of connectors can provide frequency limitations, as seen in our experiments. As discussed in the future work section, a fully wire-bonded device with on-PCB discrete components serves as an ideal measurement setup where the intrinsic device performance can be achieved.

### 2.6.1 MoS<sub>2</sub> COMMON SOURCE-AMPLIFIER

A common-source (CS) amplifier is a basic building block for larger analog circuit amplifier blocks. The basic idea of a voltage amplifier using a MoS<sub>2</sub> FET is to use the transconductance of the device to convert variations in the input voltage to a small-



**Figure 2.10:** Circuit diagram of the measured CVD MoS<sub>2</sub> common source amplifier. The input RF signal  $V_s$  is applied to the gate while the output RF signal is measured across the oscilloscope input impedance of 1 M $\Omega$ . The DC signals required to bias the device are coupled with the small-signal RF signals using a bias-tee, which is represented by the  $C_{1,2}$  and  $L_{1,2}$  combination.


signal drain current, which can then be converted back to an output voltage with a resistor. The CS stage performs this operation by taking an input voltage into the FET gate ( $V_{in}$ ) and outputting a voltage at the drain terminal ( $V_{out}$ ), hence the source of the device is kept at the common mode. Figure 2.10 is a circuit diagram of the measured CVD MoS<sub>2</sub> CS amplifier. The input RF signal  $V_s$  is applied to the gate while the output RF signal is measured across the oscilloscope input impedance of 1 M $\Omega$ . The DC signals required to bias the device are coupled with the small-signal RF signals using a bias-tee, which is represented by the  $C_{1,2}$  and  $L_{1,2}$  combination.

The gain of a CS amplifier can be determined from the small-signal model of the FET. The open-circuit voltage gain (low-frequency) of CS stage is  $-g_m(r_o \parallel R_L)$ , where  $g_m$  is the FET transconductance,  $r_o$  is the FET output resistance, and  $R_L$  is the load resistance. To find the intrinsic device voltage gain, the  $R_L$  has to be set large so the output resistance dominates the parallel combination. The MoS<sub>2</sub> FET is biased at the

same maximum transconductance point ( $V_{gs} = -4.5$ ,  $V_{ds} = 3.5$ ). Applying an input sine wave at 1.4 MHz we measure a voltage gain ( $A_v = V_{out}/V_{in}$ ) of 14 dB (Figure 2.11). As mentioned in the previous section, the test setup with BNC to coaxial converters introduces a pole in the system, limiting the achievable frequency of operation. With perfect RF impedance tuners and noise matching circuits, the maximum achievable frequency of operation with at least unity gain is represented by the device  $f_{max}$ . With these measurement and circuit modifications introduced we expect operation of MoS<sub>2</sub> low noise amplifiers (LNAs) in the GHz range. The gain and frequency of the CS amplifier can be increased by optimizing the layout to reduce parasitic contact resistance and by employing a cascode circuit topology to mitigate parasitic capacitance effects.

### 2.6.2 MoS<sub>2</sub> FET ACTIVE MIXER


An active mixer takes advantage of the controlled non-linear nature of a device to produce various sum and difference harmonics of two input signals. They are commonly



**Figure 2.11:** CS amplifier input and output measured waveforms. Applying an input sine signal at 1.4 MHz with a peak-to-peak voltage  $V_{pp} = 100$  mV, we measure an output signal of  $V_{pp} = 500$  mV. This corresponds to a voltage gain  $A_v = 5$  (14 dB).

used in superheterodyne receivers and transmitters as downconverting or upconverting stages, demodulators, or modulators. Figure 2.12 is a circuit diagram of the measured MoS<sub>2</sub> active mixer. The RF signal represents a high frequency signal which may be downconverted through the introduction of a local oscillator (LO) signal. The LO signal may be generated on the same die from a voltage-controlled-oscillator (VCO) and can be tuned to a desired frequency. The two signals are power combined and fed to the gate of the MoS<sub>2</sub> FET. At the output, the sum and difference harmonics of the input signals are generated at the gain or loss provided by the active conversion of the FET. Below is a simple derivation of the output signal as a function of the input RF and LO signals mixed by the FET. The CVD MoS<sub>2</sub> FET gate input signal is given by:

$$v_g = A_{rf} \cos(\omega_{rf} t) + A_{lo} \cos(\omega_{lo} t) \quad (4)$$



**Figure 2.12:** Circuit diagram of the measured CVD MoS<sub>2</sub> active mixer. The input RF signal is combined with a LO signal using a power combiner, and sent to the gate of the FET. The DC signals required to bias the device are coupled with the small-signal RF signals using a bias-tee.

where  $A_{rf}$  and  $\omega_{rf}$  correspond to the amplitude and frequency of the RF input signal.  $A_{lo}$  and  $\omega_{lo}$  correspond to the amplitude and frequency of the LO input signal. We have neglected the gate bias  $V_g$  to simplify the small signal analysis. The FET drain current is given by:

$$i_d = a_1 v_g + a_2 v_g^2 + \text{higher order terms} \quad (5)$$

Substituting Equation 4 in Equation 5 and expanding:

$$i_d = a_1(A_{rf} \cos(\omega_{rf} t) + A_{lo} \cos(\omega_{lo} t)) + a_2(A_{rf} \cos(\omega_{rf} t) + A_{lo} \cos(\omega_{lo} t))^2 + \text{higher order terms} \quad (6)$$


Expanding Equation 6:

$$\begin{aligned} i_d = & a_1 A_{rf} \cos(\omega_{rf} t) + a_1 A_{lo} \cos(\omega_{lo} t) + a_2 \frac{A_{rf}^2}{2} (1 + \cos(2\omega_{rf} t)) \\ & + a_2 \frac{A_{lo}^2}{2} (1 + \cos(2\omega_{lo} t)) \\ & + \textcolor{red}{A_{rf} A_{lo} a_2 (\cos((\omega_{rf} - \omega_{lo})t) + A_{rf} A_{lo} a_2 (\cos(\omega_{rf} + \omega_{lo})t)} \\ & + \text{higher order terms} \end{aligned} \quad (7)$$

The drain current output of the mixer contains various intermodulation products (RF-LO, RF+LO, RF, LO, 2RF, 2LO). In Equation 7 the down converted signal is highlighted red and the up converted signal is green. Taking the down conversion case, the intermediate frequency (IF) is the desired mixer output defined as  $IF = RF - LO$ . A mixer is typically followed by a band pass filter which isolates the IF signal from the other unwanted harmonics. The conversion gain (CG) of the mixer is measured as the IF output power divided by the RF input power. From this derivation it can be seen that it is advantageous

that the FET is biased in deep saturation to maximize the non-linearity of the device. Also the intrinsic common-source gain the device provides to the mixing operation improves the CG, easing the requirements of successive gain stages.

In measuring the MoS<sub>2</sub> active mixer, we applied a 1.4 MHz RF signal with a 1.1 MHz (LO) signal. Our mixer measurement suffered the same frequency limitation as the CS amplifier due to the BNC to coaxial connector conversions. The drain output of the FET was connected to an oscilloscope where an FFT was taken. Figure 2.13(a) shows the frequency spectrum of the MoS<sub>2</sub> mixer output. It can be seen that the mixer is able to both upconvert and downconvert the inputs. Subtracting the gain provided by MoS<sub>2</sub> FET, and taking the IF and RF signal powers, we measure a conversion gain of about -15 dB (conversion loss of 15 dB). With improved layout and impedance tuners, higher conversion gain should be accessible. Figure 2.13(b) shows the mixer IF output power as a function of



**Figure 2.13:** (a) Output FFT of a CVD MoS<sub>2</sub> mixer showing the input RF and LO signals and the expected intermediate frequency (IF = RF - LO) along with all the expected harmonics (2RF + LO, 2LO - RF...). The green arrow represents the IF conversion gain which after removing the signal gain is about -15 dB. (b) IF output power as a function of LO power. The MoS<sub>2</sub> mixer shows good linearity

LO power. The MoS<sub>2</sub> mixer shows good linearity, with a conversion gain between -12 dB and -16 dB. These results are promising for CVD MoS<sub>2</sub> low power superheterodyne mixers, modulators and demodulators, and radio receivers. Furthermore, this mixer is a single transistor mixer and further research is warranted to achieve differential amplifiers than can enable advanced mixer circuits such as the Gilbert cell topology that is widely used in contemporary CMOS circuits.

## 2.7 SUMMARY

In summary, the high frequency performance of top-gated CVD MoS<sub>2</sub> FETs was examined. First, the CVD-grown mm-scale MoS<sub>2</sub> was characterized by Raman and PL spectroscopy. The RF FETs were designed in the GSG structure for s-parameter extraction at high frequencies. In order to improve the current density of MoS<sub>2</sub> FETs, an oxygen-deficient HfO<sub>x</sub> layer was employed as a gate dielectric. This served as a source of surface charge transfer doping, which induced a large negative  $V_{th}$  shift. The DC characterization of a 250 nm gate length device achieved a peak transconductance,  $g_m$ , of 38  $\mu\text{S}/\mu\text{m}$ , leading to a contact resistance corrected mobility,  $\mu$ , of 55  $\text{cm}^2/\text{Vs}$ . The RF measurements of the CVD MoS<sub>2</sub> devices used standard OPEN and SHORT de-embedding structures to determine the intrinsic material performance. A CVD MoS<sub>2</sub> FETs with a  $L_g$  of 250 nm showed an extrinsic and, after de-embedding, intrinsic transit frequency,  $f_T$ , of 2.8 and 6.7 GHz, respectively. The extrinsic and intrinsic maximum oscillation frequencies,  $f_{max}$ , was measured to be 2.8 and 5.3 GHz, respectively. The channel length scaling of MoS<sub>2</sub> FETs revealed a  $\frac{1}{L}$  scaling trend of  $f_T$ . A plot of  $v_{sat}$  with increasing drain bias indicated the MoS<sub>2</sub> FETs operate in the velocity saturation regime, where a  $v_{sat}$  of  $1.1 \times 10^6 \text{ cm/s}$  was extracted.



In addition, using the fabricated CVD MoS<sub>2</sub> RF FETs a CS amplifier and an active frequency mixer was measured. The CS amplifier showed a gain of 14 dB at an input frequency of 1.4 MHz. The MoS<sub>2</sub> mixer produced an intermediate frequency, IF, with a conversion gain of -15 dB. This chapter provides the initial findings of CVD MoS<sub>2</sub> RF device performance. The simple CS amplifier and mixer demonstrations provide a proof-of-concept for more complex high speed electronic circuits.

## CHAPTER 3: Embedded Gate CVD MoS<sub>2</sub> RF FETs


### 3.1 INTRODUCTION

The embedded gate transistor has been well established in literature, particularly for the most prototypical 2D material, graphene [39, 40]. Graphene RF FETs using embedded gate transistors have achieved sub-THz cut-off frequencies [41]. However, the Dirac cone band structure of graphene results in a zero bandgap, which limits current saturation in graphene devices [42]. The embedded gate structure has been shown to significantly improve current saturation in graphene RF FETs, resulting in improved voltage and power gain. Embedded gate FETs using CVD MoS<sub>2</sub> for digital circuits were recently studied, which found increased scalability, with higher yield and uniformity versus their top-gated counterparts [43]. Figure 3.1(a) from ref. 43 shows the transfer curves for top-gated MoS<sub>2</sub> FETs compared to their embedded gate counterparts. There is an improvement in  $I_{ON}/I_{OFF}$  and a positive  $V_{th}$  is achieved in the embedded gate devices. In contrast to the previous chapter which showed large negative values for  $V_{th}$ , embedded gate CVD MoS<sub>2</sub> FETs have positive  $V_{th}$ s, showing enhancement mode operation. Enhancement mode operation is essential for complex multistage integrated circuits. Figure 3.1(b) shows the statistical spread of  $V_{th}$  of a batch of top-gated and embedded gate devices.

---

The results reported in this chapter have been published in: (1) “Embedded gate CVD MoS<sub>2</sub> microwave FETs” by A. Sanne\*, S. Park\*, R. Ghosh, A. Rai, M. N. Yogeesh, C. Liu, L Mathew, R. Rao, D. Akinwande, and S. K. Banerjee in npj 2D Materials and Applications, vol. 1, issue 1 pp. 26–31, 2017. Contributions: A. Sanne and S. Park are co-first authors and contributed to this work equally. A. Sanne and S. Park carried out the device design, fabrication, and electrical characterization. R. Ghosh and C. Liu performed the material growth. A. Sanne and M. N. Yogeesh performed the circuit design and simulations. L. Mathew, R. Rao, D.

Akinwande, and S. K. Banerjee supervised the work, and all authors reviewed and commented on the results and the manuscript. A. Sanne and S. Park are the corresponding authors for this publication.




**Figure 3.1:** (a) Comparison of transfer characteristics of a gate-first and gate-last MoS<sub>2</sub> FET. The left scale is in a log scale while the right scale is linear. (b) Comparison of the  $V_{th}$  of a batch of gate-first and gate-last MoS<sub>2</sub> devices. The data is fit to a Gaussian distribution. This figure is adapted from [43].

The common theme allowing improved performance among all 2D materials using embedded gates is a resist-free channel-dielectric interface with a reduced number of fabrication process steps after the transfer of the active material. Motivated by advantages described above, in this chapter, we employ the embedded gate structure to advance the RF characteristics of CVD MoS<sub>2</sub>.

### 3.2 EMBEDDED GATE CVD MoS<sub>2</sub> RF FETs FABRICATION

The fabrication process for the embedded gate transistor begins with patterning two embedded gates on a substrate of choice. This is a main difference from the previously described top-gated flow. In the embedded case we refer to it as a gate-first process as compared with the gate-last process of the top-gated transistor. Figure 3.2 provides a graphical comparison of the two differing fabrication flows. Patterning the metal gates first




**Figure 3.2:** Comparison of the gate-first and gate-last fabrication process flows, where the former is an embedded gate transistor and the latter is a top-gated transistor. Note that in the gate-last case, the MoS<sub>2</sub> need not be transferred if it can be grown directly on the insulating substrate. This figure is adapted from [43].

has an impact on other fabrication steps within the flow. One example is that the CVD MoS<sub>2</sub> material must now be transferred upon the target metal gate, as opposed to the direct growth for top-gated transistors. The reason for this is the metal gate patterns cannot sustain the high growth temperatures required for the growth. Additional fabrication challenges are introduced such as considering the vertical height of the gate-first metal. The taller the metal gate, or finger, the longer the MoS<sub>2</sub> material must “drape” over the gate. This results in a longer gate length. One other point to be made relates to the ALD dielectric growth. In the gate-last case the ALD dielectric is grown directly onto the CVD MoS<sub>2</sub> material. This dictates that the oxide interfacing with the MoS<sub>2</sub> channel is formed from the initial cycles of the ALD. As discussed in the previous section, this results in a large number of oxygen vacancies (in the case of oxide dielectrics) which cause unintentional doping and large  $V_{th}$  shifts. In the gate-first case, the interfacing oxide is formed from the last cycles

of the ALD. We can surmise that the last cycles of the ALD are more stable than the initial cycles, resulting in a more stoichiometric oxide interface for gate first devices.

In our study the RF MoS<sub>2</sub> transistor fabrication begins with patterning two embedded gate fingers on intrinsic Si/SiO<sub>2</sub> ( $> 20\text{k } \Omega\cdot\text{cm}$ ). Electron beam lithography (EBL) and e-beam evaporation were used to define and deposit the embedded gate metal stack consisting of 2/23 nm Ti/Au. Horizontal gate lengths were verified to be between 100 and 500 nm. The shortest total  $L_g$  is 150 nm; the sum of the horizontal length (100 nm) and the two heights of the sidewalls (50 nm). Atomic layer deposition (ALD) at 200 °C was used to deposit 10 nm of Al<sub>2</sub>O<sub>3</sub> as the gate dielectric. Large area CVD MoS<sub>2</sub> was then transferred by poly(methyl methacrylate)-assisted wet transfer. A via to connect the embedded gate fingers with the gate pad was etched with phosphoric acid. The active MoS<sub>2</sub>

channel was etched using  $\text{Cl}_2/\text{O}_2$  plasma. A final EBL step patterned source and drain (S/D) contacts consisting of 2/70 nm Cr/Au. Figure 3.3(a) is a schematic of the cross-sectional view of the embedded gate device structure. As shown, the source and drain contacts do not overlap the gate. The underlap region is there to prevent parasitic  $C_{\text{gs}}$  and  $C_{\text{gd}}$  capacitances, but is minimized to reduce source and drain series resistance. Figure 3.3(b) shows an optical image of a fabricated CVD  $\text{MoS}_2$  device array. The inset (bottom-right) shows the zoomed-in image of the gate fingers.




**Figure 3.3:** (a) A cross-sectional schematic of an embedded gate  $\text{MoS}_2$  FET. (b) Optical image of a CVD  $\text{MoS}_2$  device array with close-up gate finger layout (bottom-right inset). The scale bar for the array (top-left) is 200  $\mu\text{m}$  and the scale bar for the inset (bottom-right) is 10  $\mu\text{m}$ .

As with the material growth in the top-gated FETs, the MoS<sub>2</sub> was optically characterized in the embedded gate FETs. Figure 3.4 shows the Raman spectra of the as-grown and transferred MoS<sub>2</sub>. The slight shift in the in-plane vibrational mode, E<sub>2g</sub>, corresponds to a release of strain that exists in as-grown samples due to the mismatch of thermal coefficients between MoS<sub>2</sub> and the SiO<sub>2</sub> substrate.<sup>14</sup> The result of the same effect is also observed in the blue shift in the peak position of the photoluminescence spectra (Figure 3.4 inset).

### 3.3 EMBEDDED GATE CVD MoS<sub>2</sub> DC CHARACTERIZATION

Figure 3.5(a) shows the I<sub>ds</sub>-V<sub>gs</sub> transfer characteristics of an embedded gate MoS<sub>2</sub> FET with a physical gate length, L<sub>g</sub> = 150 nm. The embedded gate structure preserves a clean MoS<sub>2</sub>-dielectric interface with less fixed-charge and organic impurities. As a result, the threshold voltage, V<sub>th</sub>, is positive and close to 0 V, as opposed to many top-gated structures, which suffer from uncompensated charge at the surface.<sup>5</sup> As shown in Figure




**Figure 3.4:** (a) Raman and photoluminescence (inset) spectra before and after transfer confirming the preserved CVD MoS<sub>2</sub> quality. The slight shift in the in-plane vibrational mode, E<sub>2g</sub>, and the blue shift in the photoluminescence peak correspond to a release of thermal mismatch induced strain.

3.5(b), we measure a transconductance,  $g_m$ , of  $70 \mu\text{S}/\mu\text{m}$  at a  $V_{ds} = 2.5 \text{ V}$ . This is among the highest reported  $g_m$  for  $\text{MoS}_2$  FETs on exfoliated or CVD grown films, at equivalent electric fields. The maximum field-effect mobility,  $\mu_{FE}$ , is  $21.2 \text{ cm}^2/\text{Vs}$ , and after contact resistance correction is  $81.6 \text{ cm}^2/\text{Vs}$ . In addition to the improved  $\text{MoS}_2$ -dielectric interface, the embedded gate structure provides improved gate control over the channel. After transfer, the  $\text{MoS}_2$  wraps conformed to the rectangular gate fingers. The electrostatic control is improved over top-gated devices because the electric field flux reaching the  $\text{MoS}_2$  channel is increased at an equivalent gate voltage. As an enhancement mode device, we can sufficiently deplete the channel to achieve an  $I_{ON}/I_{OFF}$  ratio of  $10^8$ .

Figure 3.5(c) shows the  $I_{ds}$ - $V_{ds}$  output characteristics for the same device. The device achieves current densities of  $120 \mu\text{A}/\mu\text{m}$  at  $V_{ds} = 3.5 \text{ V}$ . There is clear current saturation beyond  $V_{ds}$  of  $3 \text{ V}$ , resulting in a drain conductance,  $g_{ds}$ , within  $5 \mu\text{S}/\mu\text{m}$  in the current saturation region ( $3 \text{ V}$  to  $3.5 \text{ V}$  of  $V_{ds}$ ). The sub-linear curves at low  $V_{ds}$  indicate a significant Schottky barrier. We attribute this to undoped contacts and access regions. Our previous top-gated CVD  $\text{MoS}_2$  RF FETs employed sub-stoichiometric  $\text{HfO}_{1.56}$  which extrinsically doped the  $\text{MoS}_2$  contacts and access regions. This n-doping helped reduce the contact/access resistance due to thinning of the Schottky barrier width. The difference in surface charge transfer doping between oxygen-deficient  $\text{HfO}_{2-x}$  and stoichiometric  $\text{Al}_2\text{O}_{3+x}$  has been observed and well quantified in literature. The  $\text{Al}_2\text{O}_{3.1}$  used in this study





**Figure 3.5:** (a) Transfer curves,  $I_{ds}$ - $V_{gs}$ , for a 150 nm gate length CVD MoS<sub>2</sub> device. The device shows enhancement mode operation with an  $I_{ON}/I_{OFF}$  ratio of  $10^8$  at 100 mV of drain bias. (b) Transconductance curves,  $g_m$ - $V_{gs}$ , for the same device. The device has a peak  $g_m$  of 70  $\mu S/\mu m$  at a  $V_{ds}$  of 2.5 V. (c) Output curves,  $I_{ds}$ - $V_{ds}$ , for the same device. The device has a current density of 120  $\mu A/\mu m$  at a  $V_{ds}$  of 3.5 V. The device shows current saturation beyond a  $V_{ds}$  of 3 V.

is oxygen-rich and closer to stoichiometric composition, providing minimal extrinsic


doping. As a result, the extracted contact resistance for the devices in this study is  $R_c = 3.5 \text{ k}\Omega\cdot\mu\text{m}$ , which is larger than that of our sub-stoichiometric  $\text{HfO}_{1.56}$  devices. However, using a higher bandgap dielectric, alumina, and a carefully deposited uniform gate finger surface allows the scaling of dielectric thickness down to 10 nm. In these devices the top  $\text{MoS}_2$  is exposed to ambient, allowing further dielectric/passivation layers or sensor measurements. The choice of top dielectric can provide the needed charge transfer to further improve the DC and RF characteristics.

### 3.4 EMBEDDED GATE CVD $\text{MoS}_2$ RF FETs RF PERFORMANCE

Microwave performance was characterized from 0.1-15 GHz using an Agilent two-port vector network analyzer (VNA-E8361C). To accurately subtract the effects of the parasitic capacitances and resistances in the ground-signal-ground (GSG) layout, we employed the standard de-embedding method using OPEN and SHORT measurements on the same device. Figure 3.6(a) shows the short circuit current gain  $|h_{21}|$  versus frequency. Operating at  $V_{ds} = 3.5 \text{ V}$  with  $L_g = 150 \text{ nm}$ , we achieve an extrinsic  $f_T$  of 3.3 GHz and, after de-embedding, an intrinsic  $f_T$  of 20 GHz [44]. The lateral electric field used for the  $f_T$  measurement is in the high-field limit where carrier transport is determined by  $v_{sat} = 2\pi\cdot f_{T,int}\cdot L_g$ , and in our device is  $1.88 \times 10^6 \text{ cm/s}$ . This is the highest extracted room temperature  $v_{sat}$  for any  $\text{MoS}_2$  RF FET, either exfoliated or CVD. A higher  $f_T$  can be achieved by improving the  $g_m$  (by shortening the  $L_g$ ), optimizing the layout to reduce parasitic capacitances, and reducing the contact resistance.

Figure 3.6(b) shows the maximum available power gain,  $f_{max}$ , versus frequency. Operating at the same DC bias, we measure an extrinsic  $f_{max}$  of 9.8 GHz and an intrinsic  $f_{max}$  of 11.4 GHz. This is the highest extrinsic  $f_{max}$  for all  $\text{MoS}_2$  and the highest intrinsic


value for CVD MoS<sub>2</sub>. We attribute the high  $f_{\max}$  to good current saturation, leading to a small  $g_{ds}$  and a large output resistance,  $r_o$ . Figure 3.6(c) shows the scaling of  $f_T$  and  $f_{\max}$  with gate length. The same principles of velocity saturation discussed in chapter 2 in the context of top-gated RF FETs applies to the embedded gate RF FETs shown here. In the high-field limit, the  $f_T$  generally scales inversely with length while  $f_{\max}$  does not follow any trend due to varying individual device gate resistance and output conductance. In RF circuit



**Figure 3.6:** (a) Short circuit current gain,  $|h_{21}|$ , versus frequency showing an extrinsic  $f_T$  of 3.3 GHz and an intrinsic  $f_T$  of 20 GHz. The device shows good linearity with the expected  $-20$  dB/dec slope. (b) Maximum available power gain,  $MAG^{1/2}$ , versus frequency showing an extrinsic  $f_{\max}$  of 9.8 GHz and an intrinsic  $f_{\max}$  of 11.4 GHz. We attribute the high  $f_{\max}$  to current saturation-mediated low output conductance,  $g_{ds}$ . (c) Extrinsic  $f_T$  and  $f_{\max}$  as a function of gate lengths from 150 - 550 nm. The dashed line is a fit of the  $f_T$ - $L_g$  data to a  $1/L$  line. (d) Voltage gain,  $A_v$ , expressed in Z-parameters as  $A_v = Z_{21}/Z_{11}$  versus frequency. The extrinsic  $A_v$  gain is unity at 4.6 GHz. After de-embedding the unity gain frequency is 19.5 GHz.

design, it is important to know the intrinsic voltage gain  $A_v$ . The general expression for  $A_v$  is  $g_m/g_{ds}$ , but it can also be measured versus frequency with impedance Z-parameters. Figure 3.6(d) shows the extrinsic and intrinsic unity voltage gain cutoff frequency as 4.6 and 19.5 GHz, respectively. The outstanding RF device performance achieved here can be attributed to (i) a resist-free MoS<sub>2</sub>-dielectric interface, (ii) a reduced number of fabrication process steps after transfer, compared with a top gate flow, and (iii) current saturation leading to a large  $r_o$ .

The intrinsic  $f_T$  is corroborated with the Gummel approach. Gummel's method provides an alternative method to measure the  $f_T$  using lower frequency values where the measured data may be more accurate. Derived from the common-emitter current gain Gummel's method states  $h_{21}(f) = \frac{h_{21}(f=0)}{1 + jh_{21}(f)\frac{f}{f_T}}$ . Taking the imaginary portion of the inverse of this function yields  $Im\left[\frac{1}{h_{21}(f)}\right] = \frac{f}{f_T}$ . From this we can observe that the slope of this function is the inverse of the  $f_T$ . Figure 3.7(a) plots this function for the same intrinsic



**Figure 3.7:** (a) Gummel's method of extracting  $f_T$  from the inverse slope of the  $Im\left[\frac{1}{h_{21}(f)}\right]$ . The inverse slope yields a  $f_T$  of 20 GHz which agrees with the current gain measurement. (b) Mason's unilateral gain plotted versus frequency. This method yields a  $f_{max}$  of 10.3 GHz which is close to the MAG/MSG measured  $f_{max}$ .

embedded gate FET data in Figure 3.6(a). The slope yields a  $f_T$  of 20 GHz, showing good agreement with the unity current gain value. We can also verify the  $f_{max}$  obtained from the MAG/MSG in Figure 3.6(b). Mason's unilateral gain (MUG, U) is the power gain of a 2-port network assuming no output-to-input feedback, or  $S_{12} = 0$ , and input and output to source and load conjugate matching, respectively. Figure 3.4(b) shows the MUG for the same embedded gate FET data in Figure 3.6(b). The frequency where the gain goes to unity is the  $f_{max}$  of the device, and from this method is 10.3 GHz, closely agreeing with the value obtained from the MAG/MSG.

Table 3.1 provides a summary of the currently reported MoS<sub>2</sub> RF data for both exfoliated and CVD devices. The embedded gate work in this section represents the highest

<b>MoS<sub>2</sub> RF Literature Comparison</b>							
Device	Configuration (active/substrate/ structure)	$f_T$ <u>ext/int</u> (GHz)	$f_{max}$ <u>ext/int</u> (GHz)	$A_v$ cutoff frequency <u>ext/int</u> (GHz)	$L_g$ (nm)	$V_d$ (V)	$v_{sat}$ ( $\times 10^6$ cm/s)
[44]	CVD 1L/Si/ embedded gate	3.3/20	9.8/11.4	4.6/19.5	150	3.5	1.88
[15]	<u>Exf</u> 3L/Si/ top gate	1.9/14	-/14	-/29	40	2.5	0.35
[46]	<u>Exf</u> 3L/Si/ top gate with “edge contacts”	6/25	-/16	-/45	70	2.5	1.1
[16]	<u>Exf</u> 2-7nm/Si/ transferred gate	-/42	-/50	-/-	68	5	1.79
[18]	CVD 1L/Si/ top gate	2.8/6.7	3.6/5.3	3/11	300	3.5	1.26
[45]	CVD 1L/Flex/ top gate	2.7/5.6	2.1/3.3	-/-	500	2	1.76

**Table 3.1:** Comparison of RF MoS<sub>2</sub> FETs performance in literature. The saturation velocity,  $v_{sat}$ , calculated from the intrinsic  $f_T$  in embedded gate devices is the highest reported to date for both exfoliated and CVD MoS<sub>2</sub> RF systems.

saturation velocity,  $v_{\text{sat}}$ , taking into account both the measured  $f_T$  and the operating gate length. One exciting result from this table is the ability to retain a large saturation velocity even on flexible substrates. This shows promise for using MoS<sub>2</sub> in flexible wireless systems with a target operating frequency in the lower GHz regime.

### **3.4.1 EMBEDDED GATE CVD MoS<sub>2</sub> FETs DEVICE VARIABILITY**

Variability is an important factor in obtaining high yield with device-to-device uniformity on a large-scale RF transistor integration. The sources of variability in the fabrication process presented here include intrinsic material non-uniformity, e-beam lithography, and local differences in the various device capacitances. Switching to a gas-based precursor system such as metalorganic chemical vapor deposition (MOCVD) can improve the material coverage and uniformity,<sup>19</sup> however, further work is needed to achieve the same device performance. A fully photolithographic process can help mitigate device-to-device feature size variations, which will also allow predictable device parasitics. To give some insight into the variability and scalability of our CVD MoS<sub>2</sub> RF devices, we studied the data from a single wafer device array where fabrication conditions were carefully kept uniform to accurately measure variability. Table 3.2 provides additional device data to give some insight into the reproducibility and scalability of CVD MoS<sub>2</sub> for RF devices. The devices were patterned on a single wafer and additional measures were taken to maintain uniformity among devices. We note that our fabrication process begins with 49 initial gate patterns on the bare SiO<sub>2</sub> substrate. After ALD and CVD MoS<sub>2</sub> film transfer, we identify which gate patterns are suitable for

Device Count	Maximum Current ( $\mu\text{A}/\mu\text{m}$ )	$g_m$ ( $\mu\text{S}/\mu\text{m}$ )	$u$ ( $\text{cm}^2/\text{Vs}$ )	$I_{\text{ON}}/I_{\text{OFF}}$	Extrinsic $f_T$
1	44.8	58.8	25.9	3.00E+08	3.25
2	22.4	43.1	21.36	3.00E+08	2.38
3	1.63	3.45	1.6	1.00E+03	0.19
4	0.67	1.32	0.49	7.00E+03	0.07
5	15.5	28.6	12.8	8.00E+06	1.58
6	3.62	8.68	3.2	4.00E+07	0.48
7	9.52	16.15	6.5	5.00E+08	0.89
8	0.07	0.13	0.05	1.00E+02	0.01
9	35.6	44.2	21.4	1.00E+08	2.44

**Table 3.2:** Device data of an array of fabricated CVD MoS<sub>2</sub> RF devices. The maximum current was measured at a  $V_d$  of 1 V and a  $V_{gs}$  of 2 V. The  $g_m$  is taken from a  $V_d$  of 1 V. The mobility is the raw field-effect mobility taken at a  $V_d$  of 100 mV. The  $I_{\text{ON}}/I_{\text{OFF}}$  ratio is for a  $V_d$  of 100 mV.

device completion, which came to a total of 15 potential devices. The count of device data seen below is the acquired functional data of the 15 attempted devices. Note that the non-functioning devices are not necessarily due to poor CVD MoS<sub>2</sub> sites, but were also caused by fabrication failures and electrical failures during biasing. An example of a fabrication failure is poor lift-off of the metal while an example of an electrical failure is gate breakdown during DC biasing. The maximum current was measured at a  $V_d$  of 1 V and a  $V_{gs}$  of 2 V. The  $g_m$  is taken from a  $V_d$  of 1 V. The mobility is the raw field-effect mobility taken at a  $V_d$  of 100 mV. The  $I_{\text{ON}}/I_{\text{OFF}}$  ratio is for a  $V_d$  of 100 mV.


### 3.5 EMBEDDED GATE CVD MoS<sub>2</sub> FETs CIRCUIT SIMULATIONS

Given the test measurement limitations experienced in the top-gated circuit demonstration, we chose to perform simulations using our measured DC and RF data to give some insight into MoS<sub>2</sub> circuit operation in more ideal cases. Two types of simulations were performed. One method is by using the measured s-parameters in a CAD simulation tool such as Advanced Design System (ADS) for high-frequency circuits. The other was

using a modified version of the MIT-MVS transistor Verilog-A model (using Cadence) for mixed-signal circuit simulation.


### 3.5.1 CVD MoS<sub>2</sub> CASCODE AMPLIFIER CIRCUIT SIMULATION

Using the as-measured S-parameters, we designed a RF amplifier to demonstrate CVD MoS<sub>2</sub> as a viable material for a front-end low noise amplifier (LNA). We chose a cascode topology to minimize the Miller effect, provide input-output isolation, and improve the overall gain-bandwidth product. The amplifier schematic is shown in Figure 3.8. Figure 4(b) shows the amplifier gain ( $S_{21}$  in dB) and the input match ( $S_{11}$  in dB). We see a gain greater than 15 dB operating at 1.2 GHz, attributed to good current saturation. Figure 4(c) shows the input-output isolation greater than 20 dB at 1.2 GHz as afforded by



**Figure 3.8:** Circuit schematic for a MoS<sub>2</sub> GHz cascode amplifier. An input match network is used match to the 50  $\Omega$  source impedance. An output match network improves gain and bandwidth. The DC bias is not shown but can be provided by inductors connected to ground.





**Figure 3.9:** (a) The input match return loss,  $S_{11}$ , and the output gain,  $S_{21}$ , versus frequency. We see a gain greater than 15 dB at 1.2 GHz with a bandwidth of about 200 MHz and an input return loss better than 10 dB. (b) Input and output isolation versus frequency. The cascode topology allows better than 20 dB of isolation as it mitigates the Miller effect.


the cascode topology. The high gain of our front-end amplifier helps with setting the noise floor of the RF receiver. An input match network (IMN) is designed for matching the input impedance ( $Z_{in}$ ) to the source impedance,  $R_s = 50 \Omega$ . With the IMN we see input return loss greater than 10 dB. An output match network (OMN) is employed to improve the gain over the frequency bandwidth of 1.1 to 1.3 GHz. A standard Chebyshev Nth-order band pass filter topology can be modified for the design of the match networks.<sup>20</sup> We plan to further improve this design to take into account noise parameters for the practical design of MoS<sub>2</sub>-based GHz LNAs.

### 3.5.2 CVD MoS<sub>2</sub> MIXED-SIGNAL CIRCUIT SIMULATION

In addition to high frequency simulations using measured s-parameters, a compact model for MoS<sub>2</sub> FETs was adapted from the MIT-MVS transistor Verilog-A model presented in ref 47. This model is advantageous for simulations as it requires only a few

physical measured values such as gate capacitance,  $C_{ox}$ , contact resistance,  $R_c$ , and mobility,  $\mu_{FE}$ . The model works by estimating the source and drain charge densities using self-consistent solutions for channel charge distribution. The model is referred as a virtual source as the current is evaluated at the source as  $I_D = WQ_S v_{sat} F_{vsat}$  where  $F_{vsat}$  is a solution to the drift-diffusion transport equation which governs the transition from the linear to saturation region. Once the MoS<sub>2</sub> MVS model parameters are established and fit well to the experimental transfer and output curves, the FET cell can be used in conventional VLSI circuit design tools. The simulations shown here was done using the Cadence design suite. Figure 3.10 shows the circuit diagrams and simulated waveforms of three commonly used mixed-signal circuits – track and hold circuit (Figure 3.10(a)), full wave rectifier (Figure 3.10(b)), and an AM envelope detector (Figure 3.10(c)).

A track and hold (sample and hold) circuit is used in analog to digital converters as the front-end block which samples the input signal and holds it for subsequent data processing. The circuit consists of a single FET which serves as a pass-transistor switch to sample in the input  $V_s$ , and a capacitor,  $C_{load}$ , to hold the sampled value. The MoS<sub>2</sub> FET gate is controlled by a clock signal  $V_{clk}$ . As shown in the waveform, when  $V_{clk}$  is high the signal tracks the input and when  $V_{clk}$  goes low it holds the sampled value across the capacitor. There are several design considerations that go into the FET which is used as the sampling switch. One non-ideality is sampled charge leakage through the FET source or drain reverse-biased junctions. This causes the sampled value to degrade over time causing computational errors or limiting its window. A MoS<sub>2</sub> monolayer may have advantages over Si FETs in this aspect as the ultra-thin body precludes a requirement for a doped source and drain contacts. The MoS<sub>2</sub>-based track and hold circuit shows a thermal noise limited SNR of 90.85 dB.



**Figure 3.10:** (a) Track and hold circuit and waveform modeled on a CVD MoS<sub>2</sub> RF FET. (b) Full wave rectifier circuit and waveform. (c) Envelope detector used for AM demodulation.

A full wave rectifier is used for AC to DC conversion. It can be coupled with a reservoir capacitor to smooth the ripple of the output DC signal. The circuit is composed of four diodes connected in a “bridge” configuration. During the positive half-cycle two of the diodes conduct in series while the other two are reverse-biased. The opposite occurs during the negative half-cycle.

An AM envelope detector is used in the demodulation of AM radio signals. The circuit in its simplest form is a diode-connected FET which charges a capacitor depending on the amplitude of the input signal. When the input signal falls the resistor serves as a discharge path for the capacitor. The waveform shows a modulated input signal and an attenuated output signal which is the envelope of the input. The output is delayed compared to the input governed by the RC time constant of the circuit. The MoS<sub>2</sub> envelope detector here shows a peak attenuation of 13.8 dB.

### 3.6 SUMMARY

The large negative  $V_{th}$  shift in HfO<sub>2</sub> top-gated MoS<sub>2</sub> devices is undesirable for high speed complex multistage circuits. Embedded gate FETs use a gate-first process flow that ensures a stoichiometric oxide interface, devoid of organic contaminants, with the MoS<sub>2</sub>. The DC characterization of Al<sub>2</sub>O<sub>3</sub>-gated CVD MoS<sub>2</sub> FETs show enhancement mode operation, with  $I_{ON}/I_{OFF}$  ratios of  $10^8$ . Furthermore, the clean MoS<sub>2</sub>-to-oxide interface improves the mobility and yields a maximum transconductance,  $g_m$ , of 70  $\mu S/\mu m$ . High frequency characterization of a  $L_g = 150$  nm embedded gate CVD MoS<sub>2</sub> FET achieved an extrinsic and intrinsic transit frequency,  $f_T$ , of 3.3 and 20 GHz, respectively. The maximum oscillation frequency, extrinsic and intrinsic  $f_{max}$ , was measured as 9.8 and 11.4 GHz, respectively. The de-embedding was done using the OPEN and SHORT method on the

same DUT for accurate parasitic removal. Gate length scaling of embedded gate MoS<sub>2</sub> FETs shows  $f_T$  to improve as  $\frac{1}{L_g}$ , consistent with the high-field velocity saturated limit.

From the high field  $f_T$  measurement the  $v_{sat}$  is extracted as  $1.88 \times 10^6$  cm/s.

Chapter 2 showed the circuit demonstration of a common-source amplifier and a mixer using a CVD MoS<sub>2</sub> FET. In order to utilize more complex circuit functions, the integration of multiple transistors is required. In order to better understanding the performance targets of MoS<sub>2</sub> in this context, a CVD MoS<sub>2</sub> cascode amplifier, consisting of two MoS<sub>2</sub> FETs in series, was simulated using the measured s-parameter data. The simulation was done using input and output matching networks without any parasitic non-idealities. The results showed MoS<sub>2</sub> cascode capable of gain in the GHz regime, where the low return loss and isolation properties are preserved. To briefly examine even more complex circuits, a sample and hold circuit, full wave rectifier, and an AM demodulator was simulated for CVD MoS<sub>2</sub>. The simulations were done using a CAD design-compatible virtual source Verilog-A compact model with input measured device small-signal parameters. The initial results show promise for CVD MoS<sub>2</sub> use in analog and mixed-signal circuits.


## CHAPTER 4: CVD MoS<sub>2</sub> Cascode

### 4.1 INTRODUCTION

In chapter 2, a common-source (CS) amplifier was demonstrated consisting of a single MoS<sub>2</sub> FET. In chapter 3 the simulation results of simple mixed-signal circuits based on CVD MoS<sub>2</sub> experimental data was presented. In order to determine MoS<sub>2</sub> as a capable material to employ in large area integrated-circuits, multi-transistor circuit demonstration is required. While multi-transistor integrated MoS<sub>2</sub> circuits have been demonstrated for digital circuit operation, there has been limited work on analog circuits. A natural circuit to attempt in succession to the previously measure CS amplifier is a cascode amplifier. In this chapter the design, fabrication, and measurement of a CVD MoS<sub>2</sub> cascode amplifier is outlined.

### 4.2 THE CASCODE AMPLIFIER

The cascode amplifier is a two stage circuit, the first being a CS amplifier, which is cascaded with a common-gate stage. Figure 4.1 shows a circuit schematic for a cascode amplifier. The input is applied to the gate of the bottom transistor  $M_1$  ( $Q_1$ ), often called the input transistor.  $M_1$  generates a small-signal drain current governed by the input and the transconductance of the FET. The upper transistor  $M_2$  ( $Q_2$ ), also called the cascode transistor, forms a common-gate amplifier with its input as the drain of  $M_1$  and its output as the overall cascode amplifier output,  $V_o$ . This can be viewed as  $M_2$  simply routing the current from  $M_1$  to the output, stipulating the current through the two FETs is the same.  $M_2$  is DC-biased at its gate ( $V_{gs,2}$ ) as to maintain itself in saturation. This bias is important as if it falls too low it forces the FET into the triode region, reducing the overall gain.



**Figure 4.1:** Circuit schematic of a cascode amplifier. The  $Q_1$  ( $M_1$ ) FET is the input CS stage and  $Q_2$  ( $M_2$ ) is the common-gate (CG) stage.

There are many advantages to the cascode configuration when employed as a high frequency amplifier. The cascode amplifier has a much larger output impedance as compared to the CS amplifier. The input impedance seen by  $M_2$  is simple the output resistance of  $M_1$ , which is  $r_{o1}$ . The common-gate stage scales this impedance up from its source to drain by a factor of  $g_{m2}r_{o2}$ . This gives an output impedance of  $R_{out} \approx g_m r_o^2$ , assuming the output resistances of the two FETs are the same. Another way to look at the output impedance of the cascode is as a CS stage with a degenerated source resistance of  $r_o$ . A full small-signal output impedance calculation with independent output resistances yields  $R_{out} = [1 + (g_m + g_{mb2})r_{o2}]r_{o1} + r_{o2}$ , where  $g_{mb2}$  is the body bias transconductance generator for  $M_2$ , since its source and body terminals are at different voltages.

Another advantage of the cascode is its inherent shielding property. This proves useful at high frequency operation where the Miller effect is mitigated. The Miller effect


generalized occurs when there is an impedance across two nodes which has a voltage gain. In this scenario the equivalent input impedance seen across the nodes is multiplied by the gain. As it relates to analog circuits, a CS amplifier has its input at the gate of a FET and its output taken at its drain. From the small-signal model there is a  $C_{gd}$  capacitance across these nodes. The Miller effect creates an effective input “Miller” capacitance equal to the FET  $C_{gd}$  multiplied by the gain of CS stage, or  $C_M = [1 + g_m r_o] C_{gd}$ . The Miller effect is undesirable for high frequency operation as the poles of the system are associated with RC time constant at each node. The cascode configuration reduces the Miller capacitance of the CS amplifier by reducing the output impedance seen by  $M_1$ , which is now  $\frac{1}{g_{m2}}$  (ignoring channel length modulation and the body bias of  $M_2$ ) instead of  $r_o$  as in a standalone CS stage. As a result the overall gain is reduced, lowering the multiplicative effect on the feedback  $C_{gd}$ .

The benefits of the cascode amplifier can be summarized as following: higher input-output isolation, higher output impedance, and a higher gain-bandwidth product. In this chapter, the design, fabrication, and measurement of a CVD MoS<sub>2</sub> cascode is shown. Taking the learnings from the CS amplifier, a cascode transistor is designed in the GSG structure. However in moving from one to two transistors, additional challenges are encountered. The DC and RF characteristics of a fabricated cascode are measured.

### 4.3 CVD MoS<sub>2</sub> Cascode GSG Design


In order to characterize the high frequency performance of the cascode amplifier, the GSG configuration used for single FET measurements must be adapted. The same design principles for the single FET GSG structure apply for the cascode. Namely, the same pad landing rules must be maintained and the overall structure must be symmetric. A





**Figure 4.2:** An ADS-generated schematic of a cascode in the GSG configuration. This design served as the basis for the initial MoS<sub>2</sub> cascode layout gds.


first pass design was generated using ADS as shown in Figure 4.2. From this image a gds file was created. Figure 4.3(a) is an optical image of a fabricated MoS<sub>2</sub> cascode based on the ADS-generated template. The  $V_i$  ( $V_{gs,1}$ ) and  $V_o$  pads are the cascode input and outputs nodes, respectively. The  $V_1$  node is the intermediate node contacting the two FETs together. The  $V_{G2}$  ( $V_{gs,2}$ ) pad is the bias for the cascode transistor. This bias is not compatible with the GSG probes but it can be supplied with a separate individual DC probe, as it is not in the high frequency path. In this design the FETs are top-gated with the same process flow as that used in chapter 2. Figure 4.3(a) shows the two individual FETs far apart from each other in physical separation, about 100  $\mu\text{m}$ . This presents a concern in that the two MoS<sub>2</sub> sheets used for the active FETs were grown far apart from each other. It is surmised that two MoS<sub>2</sub> sheets grown in a close vicinity to each other should show better matched electrical characteristics. If matching is poor and, for example, the  $V_{th}$ s of the two



**Figure 4.3:** (a) Optical image of a CVD MoS<sub>2</sub> cascode circuit in the GSG configuration. The large V<sub>1</sub> node creates a parasitic capacitance with is modeled in the circuit diagram as a lumped capacitor, C<sub>p</sub>. (b) Zoomed-in image of the V<sub>1</sub> node with circled areas indicating metal line-to-line parasitic capacitances.

FETs are far apart from each other, the biasing to put both FETs in saturation is challenging. Additionally if one FET shows a mobility much less than the other, the lower mobility will limit the overall performance.


An unforeseen design flaw in this cascode GSG structure is the intermediate node  $V_1$ . This metal trace was widened and composed of a thick metal stack to in an attempt to reduce the parasitic resistance between the two FETs. In making these choices the large capacitance at this node was ignored. Figure 4.3(a) models this  $V_1$  node modeled as a lumped parasitic capacitor,  $C_p$ , in the cascode circuit diagram. As a result, this cascode amplifier achieved a very low  $f_T$ , about 100 MHz. The high frequency measurements yielded a high low frequency gain which rolled off non-linearly. There are two contributions to the parasitic capacitance created by the large  $V_1$  node. First is the capacitance to substrate. This is a function of the areal coverage of the  $V_1$  node. The highly resistive substrate with the thick substrate oxide helps to reduce this component. The second is the metal line-to-line sidewall capacitance. The circled portions of Figure 4.3(b) are large capacitors composed of metal trace sidewalls. Here the metal line separation is very short which is equivalently a thin oxide in a parallel plate capacitor. Figure 4.4 shows a simulation of the short-circuit current gain of a MoS<sub>2</sub> cascode. The simulation is performed using the previously measured s-parameters of a single MoS<sub>2</sub> FET. The three curves compare a single FET, a cascode, and a cascode with a parasitic capacitor,  $C_p$ , connected to the middle node. The cascode with a parasitic capacitor shows a sharp roll off. The pole created by the large intermediate node capacitance significantly reduces the bandwidth. The low frequency gain is larger for both cascode curves due to the improved output impedance. The middle node parasitic capacitance must be reduced to achieve higher cutoff frequencies for the cascode. The next section describes a layout redesign to reduce the parasitic capacitance



**Figure 4.4:** Short-circuit current gain simulations of a MoS<sub>2</sub> cascode high frequency behavior using the measured s-parameters of a single MoS<sub>2</sub> FET. The red, blue and pink curves are the frequency responses for a single FET, a cascode, and a cascode with a capacitor tied to the intermediate node.


#### 4.3.1 CVD MoS<sub>2</sub> Cascode GSG Redesign

The goal of the cascode redesign is to reduce the metal trace and line-to-line capacitance area of the  $V_1$  intermediate node, while maintaining GSG structure and overall symmetry. One observation is the  $V_{G2}$  bias pad in Figure 4.3 need not be placed in the center of the two FETs. Figure 4.5(a,b,c) shows the optical images of three cascode design variants which significantly reduce the  $V_1$  intermediate node footprint. The Figure 4.5(a,b) redesign approaches split  $V_{G2}$  into two pads symmetrically about the horizontal axis of symmetry. The two pads are electrical connected together so only one probe is needed for bias. Here the  $V_1$  metal trace is minimized both in area and line-to-line coverage. The only difference between the two design variants is that in Figure 4.5(b) the  $V_1$  trace is connected



**Figure 4.5:** (a) Cascode redesign in the GSG structure with the  $V_{G2}$  pad split into symmetric pads. (b) Variation to the design in (a) which connects the  $V_1$  trace to the center signal lines for both FETs, further reducing its footprint. (c) Cascode design variation where a single gate finger is used for  $M_2$  with double the width.

to the center signal lines for both FETs, further reducing its footprint. The overall current density capability is the same for both layouts. Figure 4.5(c) rotates the  $M_2$  FET by  $90^\circ$  eliminating the need for GSG contacts, thus only one gate finger used. This is possible because the  $M_2$  transistor is not connected to ground. Here the width of  $M_2$  must be doubled to maintain the same current density as the other designs. In the Figure 4.5(a,b) designs it is not possible to probe each transistor individually for characterization. The metal traces are too small for the typical  $20\text{ }\mu\text{m}$  pitch DC probes. The Figure 4.5(c) design includes a minimum sized pad for this purpose. For all three redesigns the separation distance between the two FETs has been significantly reduced as compared to the initial layout. This results



**Figure 4.6:**  $I_{ds}$ - $V_{gs,1}$  transfer curves for a CVD MoS<sub>2</sub> cascode. The left curves are in the log scale and the right curves are in the linear scale. The different traces are measured at different  $V_{gs,2}$  bias points with a fixed  $V_{ds} = 2$  V.



in the two FETs being composed of MoS<sub>2</sub> sheets which were grown in close vicinity, increasing the likelihood of better matched devices.

#### 4.4 CVD MoS<sub>2</sub> Cascode DC Characterization

Figure 4.6 shows the  $I_{ds}$ - $V_{gs,1}$  transfer characteristics for a CVD MoS<sub>2</sub> cascode. This measured cascode data was taken using the Figure 4.5(c) design. The left curves are in the log scale while the right curves are in the linear scale. The family of curves represent different M<sub>2</sub> gate bias points,  $V_{gs,2}$ . This modulates the overall cascode current by changing the M<sub>2</sub> channel resistance. A sufficiently large drain bias,  $V_{ds} = 2$  V, is applied to allow

headroom for both FETs to operate in saturation. At large  $V_{gs,2}$  biases an  $I_{ON}/I_{OFF}$  ratio of  $10^8$  is observed, inheriting this same benefit of embedded gate FETs. From the linear curves, the extrapolated  $V_{th}$ s are close to 0 V, further confirming enhancement mode operation using embedded gates.

Figure 4.7(a) shows the  $I_{ds}$ - $V_{ds}$  transfer curves for the same cascode. Here the same family of curves are sweeps at different  $M_2$  biases,  $V_{gs,2}$ . The  $V_{gs,1}$  bias is set sufficiently large to force  $M_1$  on at all times. A similar set of curves can be obtained by holding the  $V_{gs,2}$  bias high while sweeping  $V_{ds}$  at various  $V_{gs,1}$  points. The output curves show saturating behavior exhibiting the improved output impedance of the cascode. Figure 4.7(b) is the same output curves measured for one of the cascode FETs, in this case the upper  $M_2$  FET. Comparing a single FET to the cascode, the current density of the cascode is about half at the same drain bias. This is because the  $V_{ds}$  is dropped across two FETs applying a half  $V_{ds}$  to each FET. The separation of the curves at the maximum  $V_{ds} = 2$  V is evenly spaced in the single FET while non-linear in the cascode. This is because the cascode FETs are not velocity saturated as the individual FETs operate closer to the triode (linear) region. The  $V_{ds}$  for each cascode FET is half the supply voltage so the channel electric fields are half.




**Figure 4.7:** (a)  $I_{ds}$ - $V_{ds}$  output curves for a MoS<sub>2</sub> cascode circuit. The  $V_{gs,1}$  bias is held constant to maintain  $M_1$  in saturation while  $V_{ds}$  is swept at various  $V_{gs,2}$  points. (b)  $I_{ds}$ - $V_{ds}$  output curves for a single FET within the same cascode circuit. In this case the upper  $M_2$  FET is measured.



#### 4.5 CVD MoS<sub>2</sub> Cascode RF Characterization


The DC characterization of CVD MoS<sub>2</sub> cascodes shows improved saturating characteristics as compared to a single FET. This increased output resistance,  $r_o$ , should improve the  $f_{max}$  of circuit, and in turn, the voltage gain of a cascode amplifier. The reduction of the Miller effect increases the cascode's bandwidth. Since the cascode was designed in the GSG configuration, the same high frequency measurement as taken for single FETs can be applied for the cascode. The only additional biasing required is the top cascode FET gate, which can be applied with a DC probe since it is not in the high frequency path. The de-embedding of the cascode is not straightforward as the previous OPEN structure can only capture the parasitics of one FET. The middle node is floating in this scenario and will not be included in the OPEN. As a result additional studies into careful de-embedding of multi-FET GSG structures, are required. Here the high frequency extrinsic values are shown, which fully include the additional parasitics imposed by the cascode layout.

Figure 4.8(a) shows the  $h_{21}$  current gain vs. frequency for the CVD MoS<sub>2</sub> cascode. The blue line is a 20 dB/dec line which is used to extrapolate an extrinsic  $f_T$  of about 1 GHz. The  $f_T$  of a cascode is useful in that cascodes are often used in current sources. Figure 4.8(b) is the MAG vs. frequency for the same cascode. The  $f_{max}$  from this measurement is about 6 GHz, although the measurements have a large oscillation, indicating potential instability. In this cascode the  $f_{max}$  is six times the  $f_T$ , showing the increase in output resistance boosts the  $f_{max}$  in relation to the  $f_T$ . The ratio of  $f_{max}$  to  $f_T$  is larger in the cascode (based on embedded gate FETs) than the embedded gate FETs on chapter 3 and top-gated FETs of chapter 2. This highlights the advantage of cascading FETs in voltage and power



**Figure 4.8:** (a) Extrinsic  $h_{21}$  current gain vs. frequency for a CVD MoS<sub>2</sub> cascode. The transit frequency,  $f_T$ , is about 1 GHz. (b) Extrinsic maximum available gain, MAG, vs. frequency. The  $f_{max}$  is about 6 GHz. The blue lines are 20 dB/dec slopes.

amplifiers. Figure 4.9 shows the cascode  $f_T$  for different top transistor,  $V_{gs,2}$  biases. In this scenario the top FET is acting as a variable resistor which modulates the overall cascode  $g_m$ . Going from the purple curve to the blue curve the  $f_T$  increases from about 500 MHz to 1 GHz, as the top transistor fully turns on.



**Figure 4.9:** A CVD MoS<sub>2</sub> cascode extrinsic  $h_{21}$  current gain vs. frequency at different top FET gate biases,  $V_{gs,2}$ . The  $f_T$  increases from about 500 MHz to 1 GHz as  $V_{gs,2}$  is increased from the purple to blue curve.

## 4.6 Summary

The motivation for making an embedded gate cascode circuit using CVD MoS<sub>2</sub> is to demonstrate the functionality of multiple integrated FETs. The simplest extension of the CVD MoS<sub>2</sub> common-source amplifier measured in chapter 2 is to put two FETs in series, creating a two-stage amplifier (cascode) commonly used in voltage and power amplifiers, and current sources. In order to perform high frequency measurements of the cascode, the layout was conformed to the GSG configuration. The initial design for the GSG cascode suffered from a large parasitic capacitance at the intermediate node between the two FETs. This caused a large roll off in gain, leading to a very low  $f_T$  in the MHz regime. To mitigate this parasitic capacitance, the cascode was redesigned with a minimal intermediate node metal area and sidewall length.

The DC characterization showed enhancement mode operation with an  $I_{ON}/I_{OFF}$  of  $10^8$ , retaining the benefits of the embedded gate structure and gate-first process flow. The output curves showed that the cascode shows improved saturation, hence larger output resistance, compared with a single FET. The RF characterization of the redesigned CVD MoS<sub>2</sub> cascode yielded an extrinsic  $f_T$  and  $f_{max}$  of 1 and 6 GHz, respectively. The cascode  $f_{max}$ -to- $f_T$  ratio is improved over the top-gated and single embedded gate due to the increased output resistance.

As shown with the common-source amplifier measurement in chapter 2, future development work for the CVD MoS<sub>2</sub> cascode includes performing a voltage amplifier measurement to observe the expected increase in the gain bandwidth product. The cascode simulations in chapter 3 included input and output matching networks for maximum power transfer. This can be experimentally included with integrated passives or wirebonding the MoS<sub>2</sub> cascode onto a designed PCB.

## CHAPTER 5: CVD MoS<sub>2</sub> Dual-gated FETs


### 5.1 INTRODUCTION

Chapter 2 discussed CVD MoS<sub>2</sub> top-gated FETs and chapter 3 covered embedded gate FETs, highlighting the differences between the respective gate-last and gate-first devices. The major takeaway from this comparison is the observed difference in the interfacial doping effect of oxygen sub-stoichiometric oxide with MoS<sub>2</sub>. The gate-first flow mitigates this effect by forming the MoS<sub>2</sub> interface with the last cycles of the ALD oxide process, which forms a much more stoichiometric interface. This resulted in the desirable positive  $V_{th}$ , for enhancement mode devices. Additionally, with embedded gates, the MoS<sub>2</sub>-oxide interface has less organic contaminants and superior electrostatic gate control, leading to an improved mobility and  $I_{ON}/I_{OFF}$ . The disadvantage shown with the absence of the strong doping effect is a reduced current density, which is crucial in circuits driving large loads. One observation made in the embedded gate devices was that the top MoS<sub>2</sub> was exposed to ambient, allowing the application further passivation layers. More specifically, an oxygen deficient dielectric such as that used in the top-gated FETs may be applied to recover the lost current drive in the embedded gate FETs. Finally, the top dielectric can be independently or jointly gated with the embedded gate, creating a local dual-gated FET. A dual-gated FET is the next step towards a gate-all-around structure which maximizes the gate control of the MoS<sub>2</sub>. An improved gating scheme is beneficial in suppressing short channel effects and improving the subthreshold slope of devices. This chapter discusses the design, fabrication, and electrical characterization of CVD MoS<sub>2</sub> dual-gated FETs.

## 5.2 DUAL-GATED MoS<sub>2</sub> RF FET FABRICATION

The derivation of the dual-gated FET fabrication flow is simplified in that it is combining the process flows of the previously outlined top-gated FET with the embedded gate FET. In other words, the fabrication of a dual-gated FET is an extension of the gate-first process flow, with an additional dielectric deposition and gate patterning/deposition [48]. It is possible to create separate contacts for each gate for independent biasing. The approach taken here is to electrically connect the two gates with a via. This dictates the two gates to be at the same applied voltage. Each gate contributes a different capacitance according to its dielectric layer thickness and composition. The minimum feature size 150 nm was kept for gate lengths,  $L_g$ , and the width,  $W$ , was maintained at 10  $\mu\text{m}$  for convenient comparison with previous results.


Chapter one compared Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> dielectrics as a gate oxide for CVD MoS<sub>2</sub>. The conclusion was that HfO<sub>2</sub> induces a much stronger doping effect, which improved current density and reduced contact resistance, at the cost of a large negative  $V_{th}$  shift and a few orders of  $I_{ON}/I_{OFF}$  reduction [49]. The Al<sub>2</sub>O<sub>3</sub> dielectric did the opposite, however, its larger band gap allowed scaling its thickness down while maintaining low leakage currents. An ideal device takes advantage of both of these properties. With this goal in mind, the dual-gated FET was fabricated with an Al<sub>2</sub>O<sub>3</sub> bottom dielectric and a HfO<sub>2</sub> top-dielectric. The dielectric thicknesses were set to match each gate oxide capacitance, such that each gate contributes equal current control capability. Figure 5.1 is a cross-sectional diagram of a MoS<sub>2</sub> dual-gated FET. The “eG” and “tG” labels are the embedded and top gates respectively. The thin light green layer is single layer CVD MoS<sub>2</sub> which is sandwiched by two gate dielectrics. Similar to the chapter 2 devices, a small top-gate underlap region was included to reduce its  $C_{gd}$  and  $C_{gs}$  overlap parasitic capacitance for RF consideration.



**Figure 5.1:** Cross-section of a dual-gated MoS<sub>2</sub> FET. The “eG” and “tG” labels are the embedded and top gates respectively. The bottom dielectric is Al<sub>2</sub>O<sub>3</sub> and the top is HfO<sub>2</sub>. The thin green layer is the single layer CVD MoS<sub>2</sub>.

### 5.3 DUAL-GATED MoS<sub>2</sub> FET DC CHARACTERIZATION


The DC characterization highlights the advantages of the dual-gated configuration of MoS<sub>2</sub> FETs. Figure 5.2(a,b) shows the  $I_{ds}$ - $V_{gs}$  transfer curves for two different MoS<sub>2</sub> dual-gated FETs. The red curves are for the embedded Al<sub>2</sub>O<sub>3</sub>-gated FETs without any additional top dielectric. The blue curve is the measurement immediately after the top dielectric HfO<sub>2</sub> ALD layer deposition. The black curve is the final dual-gated FET measurement. The red embedded gate FETs show enhancement mode operation with an  $I_{ON}/I_{OFF}$  of  $10^7$  (shown with the orange dashed arrow). After depositing sub-stoichiometric HfO<sub>2</sub> on the exposed top MoS<sub>2</sub>, the devices incur a large negative  $V_{th}$  shift of about -3 V, as shown by the purple dashed arrow. The current measured at the maximum  $V_{gs}$  voltage point is improved by about an order of magnitude, increasing the  $I_{ON}/I_{OFF}$  to about  $10^8$ , as indicated by the green dashed arrow. The black curve is dual-gated transfer curve, which is shifted back to the original  $V_{th}$  while maintaining the increased drive current. For the dual-gated measurement the  $V_{gs}$  voltage is applied to both gates at the same magnitude.



**Figure 5.2:** (a,b) Transfer curves,  $I_{ds}$ - $V_{gs}$ , for two different dual-gated CVD MoS<sub>2</sub> FETs. The three curves compare embedded gate FETs (red), embedded gate FETs with a top dielectric (blue), and the final dual-gated FET (black). The purple horizontal arrow represents the  $V_{th}$  shift after the top dielectric HfO<sub>2</sub> doping. The orange and green vertical arrows show the  $I_{ON}/I_{OFF}$  improvement due to increased current drive.

The dual-gated FET improves the overall current density,  $I_{ON}/I_{OFF}$ , and subthreshold slope compared with the original embedded gate FET, all while maintaining the same  $V_{th}$ . The doped curve indicates a depleted mode device, which may implemented as is if desired. Additionally a more stoichiometric top dielectric layer such as Al<sub>2</sub>O<sub>3</sub> may be used, which may sacrifice current density at the benefit of even further improve gate control. This highlights the flexibility of the dual-gated configuration.

Figure 5.3 is the transconductance,  $g_m$ , curves for an embedded gate FET, embedded gate FET with a top dielectric, and the final dual-gated FET. The maximum  $g_m$  point follows the  $V_{th}$  shifts. The dual-gated maximum  $g_m$  is three times the original embedded gate FET. This is promising for using dual-gated FETs for RF devices where the  $f_T$  is proportional to  $g_m$ .




**Figure 5.3:** Transconductance,  $g_m$ , vs. gate voltage,  $V_{gs}$ , curves for a dual-gated CVD  $\text{MoS}_2$  FET. The three curves compare an embedded gate FET (red), embedded gate FET with a top dielectric (blue), and the final dual-gated FET (black).

### 5.3.1 DIBL IN CVD $\text{MoS}_2$ FETs

Figure 5.3(a) show the dual-gate transfer curves at different drain biases,  $V_{ds}$ , while Figure 5.3(b) is the same embedded gate transfer curves as Figure 3.5(a). This figure compares the drain-induced barrier lowering (DIBL) present in the two devices. DIBL is a short channel effect where the drain bias affects the height of the source-to-channel barrier. The amount of DIBL present is determined by a fight between the gate-to-source and drain-to-source electrostatics. Short channel FETs may suffer from DIBL which manifests itself as a voltage shift in the subthreshold slope at different drain biases. The DIBL can be measured as  $\frac{\Delta V_{th}}{\Delta V_{ds}}$  where a lower number indicates a suppressed effect. The dual-gated FETs should show a reduced DIBL due to the improved gate electrostatics. The Figure 5.3(a,b) comparison shows a dual-gated DIBL of 0.2 compared with an embedded gate value of about 0.3 when moving from a  $V_{ds}$  of 100 mV to 1 V. This represents a 33% improvement with the additional top-gate.





**Figure 5.2:** (a) Transfer curves for a dual-gated CVD  $MoS_2$  FET at different drain biases  $V_{ds}$ . (b) Transfer curves for an embedded gate FET. This is the same as Figure 3.5(a). The two plots compare the degree of DIBL which is 0.2 in (a) and 0.3 in (b), when moving from a  $V_{ds}$  of 100 mV to 1 V.

#### 5.4 Prospects of Dual-gated $MoS_2$ RF FETs

The DC characterization is promising for RF FETs in the improvement of  $g_m$  after dual gating. The expected RF performance requires a closer examination. The basic equation for  $f_T$  when operating in saturation is  $f_T = \frac{g_m}{2\pi C_{gs}}$  where  $C_{gs}$  is the channel capacitance in saturation,  $C_{gs} = \frac{2}{3} WLC_{ox}$ . From the dual-gated configuration the  $C_{ox}$  doubles, assuming the same area for both gates. The  $g_m$  must at least double to expect the same  $f_T$ . Figure 5.3 showed a three times improvement in  $g_m$  which overcomes the accompanied  $C_{ox}$  increase. This dual gate design included underlap regions for the top gate. While this eliminates the direct overlap  $C_{gs}$  and  $C_{gd}$ , there are additional fringing components which contribute to the high frequency capacitance. The overall effect of  $f_T$  in a dual-gated  $MoS_2$  FET warrants further study.

## 5.5 SUMMARY

Chapter 2 showed the results of high performance  $\text{HfO}_2$  top-gated CVD  $\text{MoS}_2$  FETs. These depletion mode FETs suffered from a large negative  $V_{\text{th}}$  shift due to the oxygen-deficient  $\text{HfO}_2$  oxide interface, as well as organic contaminants on the  $\text{MoS}_2$  surface. To mitigate this  $V_{\text{th}}$  shift, embedded gate FETs were studied in chapter 3. Embedded gate FETs took advantage of the gate-first process flow where the last cycles of ALD-grown  $\text{Al}_2\text{O}_3$  oxide provide a stoichiometric and organic impurity-free interface upon which  $\text{MoS}_2$  was transferred. These embedded gate FETs showed enhancement mode operation with improved  $I_{\text{ON}}/I_{\text{OFF}}$  and lower current densities as compared to their top-gated counterparts. The top  $\text{MoS}_2$  was exposed to ambient in these devices, allowing for further passivation layers. In this chapter, a top  $\text{HfO}_2$  oxygen-deficient top dielectric layer was applied to the embedded gate FET to improve the current densities. This induced an undesirable large negative  $V_{\text{th}}$  shift consistent with chapter 2's results. A top-gate was added to the device to help modulate the doping effect of the top dielectric. This created a CVD  $\text{MoS}_2$  dual-gated FET which recovered the  $V_{\text{th}}$  back to the enhancement mode region of operation, while maintaining the improved current density, thus  $I_{\text{ON}}/I_{\text{OFF}}$ . The  $g_m$  of the dual-gated FETs showed a three times improvement compared with embedded gate FETs. The DIBL effect was suppressed by 33% due to the improved gate control afforded by dual gates. The  $f_T$  of dual-gated  $\text{MoS}_2$  FETs may increase over embedded gate FETs in that its  $g_m$  must improve by only more than double to exceed the doubling of  $C_{\text{ox}}$ . The high frequency performance of dual-gated  $\text{MoS}_2$  RF FETs warrants further study.

## Appendix

### A.1 GSG DESIGN RULES AND RF MEASUREMENT SETUP

The measurement of high frequency devices is a challenge within itself. All of the external components and the DUT contribute parasitics which reduce the measurement bandwidth. In addition to the de-embedding procedure used to obtain intrinsic device characteristic, careful device layout and tool calibration is performed. The Cascade Infinity probes used for all high frequency measurements have a set of design rules to ensure compatibility. Figure A.1(a,b,c,) show a few of these design rules which dictate the layout of the MoS<sub>2</sub> RF FETs. Figure A.1(a) defines the minimum pad size and spacing. Figure A.1(b) gives a minimum GSG probe lateral spacing while Figure A.1(c) gives a minimum transverse spacing. Another consideration is the pitch size of the RF probes. This determines how far apart each GSG pad should be placed. All the measurements in this study used 100  $\mu\text{m}$  pitch probes, however various probe sizes should not change the measured performance.

Another aspect to the RF measurement is the calibration of the test setup. This is accomplished with a short-open-load-thru (SOLT) calibration technique. The accuracy of




Figure A.1. (a) GSG minimum pad size and spacings. (b) Lateral space between GSG landing zones (c) GSG probe-to-probe minimum separation distance. Adapted from [50].

the SOLT procedure has a large impact upon the quality of the RF device measurement. Great care should be taken during this procedure in the bandwidth of interest. A few learnings from this exercise include minimizing the environmental interference with the test setup. One example is choosing an environment which has minimum vibrations, which contribute to the SOLT error. Repeated calibration cycles may be necessary when the SOLT does not produce satisfactory results. If the SOLT continues to produce unacceptable results, an open and thru frequency dependent measurement (as opposed to SOLT steps) on a sacrificial GSG pattern can give insight into whether DUT measurement is appropriate.

## Bibliography

- [1] K. S. Novoselov *et al.*, "Electric Field Effect in Atomically Thin Carbon Films," *Science*, vol. 306, no. 5696, pp. 666–669, Oct. 2004.
- [2] A. Sanne, *et al.*, "Top-gated chemical vapor deposited MoS<sub>2</sub> field-effect transistors on Si<sub>3</sub>N<sub>4</sub> substrates", *Applied Physics Letters*, vol. 106, no. 6, p. 062101, 2015.
- [3] W. Bao, X. Cai, D. Kim, K. Sridhara and M. Fuhrer, "High mobility ambipolar MoS<sub>2</sub> field-effect transistors: Substrate and dielectric effects", *Applied Physics Letters*, vol. 102, no. 4, p. 042104, 2013.
- [4] D. Sercombe, S. Schwarz, O. Pozo-Zamudio, F. Liu, B. Robinson, E. Chekhovich, I. Tartakovskii, O. Kolosov and A. Tartakovskii, "Optical investigation of the natural electron doping in thin MoS<sub>2</sub> films deposited on dielectric substrates", *Scientific Reports*, vol. 3, no. 1, 2013.
- [5] S. Kim, A. Konar, W. Hwang, J. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J. Yoo, J. Choi, Y. Jin, S. Lee, D. Jena, W. Choi and K. Kim, "High-mobility and low-power thin-film transistors based on multilayer MoS<sub>2</sub> crystals", *Nature Communications*, vol. 3, no. 1, 2012.
- [6] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis, "Single-layer MoS<sub>2</sub> transistors", *Nature Nanotechnology*, vol. 6, no. 3, pp. 147-150, 2011.
- [7] H. Liu and P. Ye, " $\text{MoS}_2$  Dual-Gate MOSFET With Atomic-Layer-Deposited  $\text{Al}_2\text{O}_3$  as Top-Gate Dielectric", *IEEE Electron Device Letters*, vol. 33, no. 4, pp. 546-548, 2012.
- [8] M. Lin, L. Liu, Q. Lan, X. Tan, K. Dhindsa, P. Zeng, V. Naik, M. Cheng and Z. Zhou, "Mobility enhancement and highly efficient gating of monolayer MoS<sub>2</sub> transistors

with polymer electrolyte", *Journal of Physics D: Applied Physics*, vol. 45, no. 34, p. 345102, 2012.

[9] C. Jang, S. Adam, J. Chen, E. Williams, S. Das Sarma and M. Fuhrer, "Tuning the Effective Fine Structure Constant in Graphene: Opposing Effects of Dielectric Screening on Short- and Long-Range Potential Scattering", *Physical Review Letters*, vol. 101, no. 14, 2008.

[10] A. Sanne, H. C. P. Movva, S. Kang, C. McClellan, C. M. Corbet, and S. K. Banerjee, "Poly(methyl methacrylate) as a self-assembled gate dielectric for graphene field-effect transistors," *Applied Physics Letters*, vol. 104, no. 8, p. 083106, 2014.

[11] S. Kim, J. Nah, I. Jo, D. Shahrjerdi, L. Colombo, Z. Yao, E. Tutuc and S. Banerjee, "Realization of a high mobility dual-gated graphene field-effect transistor with Al<sub>2</sub>O<sub>3</sub> dielectric", *Applied Physics Letters*, vol. 94, no. 6, p. 062107, 2009.

[12] G. Frey, R. Tenne, M. Matthews, M. Dresselhaus and G. Dresselhaus, "Optical Properties of MS<sub>2</sub> (M = Mo, W) Inorganic Fullerenelike and Nanotube Material Optical Absorption and Resonance Raman Measurements", *Journal of Materials Research*, vol. 13, no. 09, pp. 2412-2417, 1998.

[13] K. Mak, C. Lee, J. Hone, J. Shan and T. Heinz, "Atomically Thin MoS<sub>2</sub>: A New Direct-Gap Semiconductor", *Physical Review Letters*, vol. 105, no. 13, 2010.

[14] T. Cao, G. Wang, W. Han, H. Ye, C. Zhu, J. Shi, Q. Niu, P. Tan, E. Wang, B. Liu, and J. Feng, "Valley-selective circular dichroism of monolayer molybdenum disulphide," *Nature Communications*, vol. 3, no. 1, 2012.

[15] D. Krasnozhan, D. Lembke, C. Nyffeler, Y. Leblebici, and A. Kis, "MoS<sub>2</sub> Transistors Operating at Gigahertz Frequencies," *Nano Letters*, vol. 14, no. 10, pp. 5905–5911, 2014.

- [16] R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss, H.-C. Cheng, H. Wu, Y. Huang, and X. Duan, “Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics,” *Nature Communications*, vol. 5, p. 5143, Aug. 2014.
- [17] X. Li, J. T. Mullen, Z. Jin, K. M. Borysenko, M. B. Nardelli, and K. W. Kim, “Intrinsic electrical transport properties of monolayer silicene and MoS<sub>2</sub> from first principles,” *Physical Review B*, vol. 87, no. 11, 2013.
- [18] Wang, H.; Yu, L.; Lee, Y.; Fang, W.; Hsu, A.; Herring, P.; Chin, M.; Dubey, M.; Li, L.; Kong, J.; Palacios, T. *IEEE Int. Electron Device Meet.* **2012**, 4.6.1–4.6.4.
- [19] Y. Yoon, K. Ganapathi, and S. Salahuddin, “How Good Can Monolayer MoS<sub>2</sub> Transistors Be?,” *Nano Lett.*, vol. 11, no. 9, pp. 3768–3773, Sep. 2011.
- [20] B. Radisavljevic, M. B. Whitwick, and A. Kis, “Integrated Circuits and Logic Operations Based on Single-Layer MoS<sub>2</sub>,” *ACS Nano*, vol. 5, no. 12, pp. 9934–9938, Dec. 2011.
- [21] H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, and T. Palacios, “Integrated Circuits Based on Bilayer MoS<sub>2</sub> Transistors,” *Nano Letters*, vol. 12, no. 9, pp. 4674–4680, Oct. 2012.
- [22] J. N. Coleman, *et al.*, “Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials,” *Science*, vol. 331, no. 6017, pp. 568–571, Mar. 2011.
- [23] Y.-H. Lee, X.-Q. Zhang, W. Zhang, M.-T. Chang, C.-T. Lin, K.-D. Chang, Y.-C. Yu, J. T.-W. Wang, C.-S. Chang, L.-J. Li, and T.-W. Lin, “Synthesis of Large-Area MoS<sub>2</sub> Atomic Layers with Chemical Vapor Deposition,” *Advanced Materials*, vol. 24, no. 17, pp. 2320–2325, 2012.
- [24] J. Jeon, S. K. Jang, S. M. Jeon, G. Yoo, Y. H. Jang, J.-H. Park, and S. Lee, “Layer-controlled CVD growth of large-area two-dimensional MoS<sub>2</sub> films,” *Nanoscale*, vol. 7, no. 5, pp. 1688–1695, 2015.

- [25] A. M. V. D. Zande, P. Y. Huang, D. A. Chenet, T. C. Berkelbach, Y. You, G.-H. Lee, T. F. Heinz, D. R. Reichman, D. A. Muller, and J. C. Hone, “Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide,” *Nature Materials*, vol. 12, no. 6, pp. 554–561, May 2013.
- [26] S. Najmaei, Z. Liu, W. Zhou, X. Zou, G. Shi, S. Lei, B. I. Yakobson, J.-C. Idrobo, P. M. Ajayan, and J. Lou, “Vapour phase growth and grain boundary structure of molybdenum disulphide atomic layers,” *Nature Materials*, vol. 12, no. 8, pp. 754–759, Sep. 2013.
- [27] C. Lee, H. Yan, L. E. Brus, T. F. Heinz, J. Hone, and S. Ryu, “Anomalous Lattice Vibrations of Single- and Few-Layer MoS<sub>2</sub>,” *ACS Nano*, vol. 4, no. 5, pp. 2695–2700, 2010.
- [28] Y. Yu, C. Li, Y. Liu, L. Su, Y. Zhang, and L. Cao, “Controlled Scalable Synthesis of Uniform, High-Quality Monolayer and Few-layer MoS<sub>2</sub> Films,” *Scientific Reports*, vol. 3, no. 1, 2013.
- [29] Y. Zhan, Z. Liu, S. Najmaei, P. M. Ajayan, and J. Lou, “Large-Area Vapor-Phase Growth and Characterization of MoS<sub>2</sub> Atomic Layers on a SiO<sub>2</sub> Substrate,” *Small*, vol. 8, no. 7, pp. 966–971, 2012.
- [30] K. He, C. Poole, K. F. Mak, and J. Shan, “Experimental Demonstration of Continuous Electronic Structure Tuning via Strain in Atomically Thin MoS<sub>2</sub>,” *Nano Letters*, vol. 13, no. 6, pp. 2931–2936, 2013.
- [31] H. Yuan, G. Cheng, L. You, H. Li, H. Zhu, W. Li, J. J. Kopanski, Y. S. Obeng, A. R. H. Walker, D. J. Gundlach, C. A. Richter, D. E. Ioannou, and Q. Li, “Influence of Metal–MoS<sub>2</sub> Interface on MoS<sub>2</sub> Transistor Performance: Comparison of Ag and Ti Contacts,” *ACS Applied Materials & Interfaces*, vol. 7, no. 2, pp. 1180–1187, Jun. 2015.



- [32] A. Rai, A. Valsaraj, H. C. Movva, A. Roy, R. Ghosh, S. Sonde, S. Kang, J. Chang, T. Trivedi, R. Dey, S. Guchhait, S. Larentis, L. F. Register, E. Tutuc, and S. K. Banerjee, “Air Stable Doping and Intrinsic Mobility Enhancement in Monolayer Molybdenum Disulfide by Amorphous Titanium Suboxide Encapsulation,” *Nano Letters*, vol. 15, no. 7, pp. 4329–4336, 2015.
- [33] A. Valsaraj, J. Chang, L. F. Register, and S. K. Banerjee, “Effect of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> on monolayer MoS<sub>2</sub> electronic structure,” in *72nd Device Research Conference*, 2014, pp. 87–88.
- [34] A. Valsaraj, J. Chang, A. Rai, L. F. Register, and S. K. Banerjee, “Theoretical and experimental investigation of vacancy-based doping of monolayer MoS<sub>2</sub> on oxide,” *2D Mater.*, vol. 2, no. 4, p. 045009, 2015.
- [35] T. Roy, M. Tosun, J. S. Kang, A. B. Sachid, S. B. Desai, M. Hettick, C. C. Hu, and A. Javey, “Field-Effect Transistors Built from All Two-Dimensional Material Components,” *ACS Nano*, vol. 8, no. 6, pp. 6259–6264, Jul. 2014.
- [36] A. Sanne *et al.*, “Radio Frequency Transistors and Circuits Based on CVD MoS<sub>2</sub>,” *Nano Lett.*, vol. 15, no. 8, pp. 5039–5045, Aug. 2015.
- [37] D. Akinwande, N. Petrone, and J. Hone, “Two-dimensional flexible nanoelectronics,” *Nature Communications*, vol. 5, p. 5678, 2014.
- [38] Z. Jin, X. Li, J. T. Mullen, and K. W. Kim, “Intrinsic transport properties of electrons and holes in monolayer transition-metal dichalcogenides,” *Physical Review B*, vol. 90, no. 4, 2014.
- [39] J. Lee, T.-J. Ha, H. Li, K. N. Parrish, M. Holt, A. Dodabalapur, R. S. Ruoff, and D. Akinwande, “25 GHz Embedded-Gate Graphene Transistors with High-K Dielectrics on Extremely Flexible Plastic Sheets,” *ACS Nano*, vol. 7, no. 9, pp. 7744–7750, 2013.

- [40] S. Park, S. H. Shin, M. N. Yogeesh, A. L. Lee, S. Rahimi, and D. Akinwande, "Extremely High-Frequency Flexible Graphene Thin-Film Transistors," *IEEE Electron Device Letters*, vol. 37, no. 4, pp. 512–515, 2016.
- [41] R. Cheng, J. Bai, L. Liao, H. Zhou, Y. Chen, L. Liu, Y.-C. Lin, S. Jiang, Y. Huang, and X. Duan, "High-frequency self-aligned graphene transistors with transferred gate stacks," *Proceedings of the National Academy of Sciences*, vol. 109, no. 29, pp. 11588–11592, Feb. 2012.
- [42] F. Schwierz, "Graphene Transistors: Status, Prospects, and Problems," *Proceedings of the IEEE*, vol. 101, no. 7, pp. 1567–1584, 2013.
- [43] L. Yu, D. El-Damak, S. Ha, X. Ling, Y. Lin, A. Zubair, Y. Zhang, Y. Lee, J. Kong, A. Chandrakasan and T. Palacios, "Enhancement-mode single-layer CVD MoS<sub>2</sub> FET technology for digital electronics", *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015.
- [44] A. Sanne, S. Park, R. Ghosh, M. N. Yogeesh, C. Liu, L. Mathew, R. Rao, D. Akinwande, and S. K. Banerjee, "Embedded gate CVD MoS<sub>2</sub> microwave FETs," *npj 2D Materials and Applications*, vol. 1, no. 1, Oct. 2017.
- [45] H.-Y. Chang, M. N. Yogeesh, R. Ghosh, A. Rai, A. Sanne, S. Yang, N. Lu, S. K. Banerjee, and D. Akinwande, "Large-Area Monolayer MoS<sub>2</sub> for Flexible Low-Power RF Nanoelectronics in the GHz Regime," *Advanced Materials*, vol. 28, no. 9, pp. 1818–1823, 2015.
- [46] D. Krasnozhan, S. Dutta, C. Nyffeler, Y. Leblebici, and A. Kis, "High-frequency, scaled MoS<sub>2</sub> transistors," *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015.
- [47] L. Yu, D. El-Damak, U. Radhakrishna, X. Ling, A. Zubair, Y. Lin, Y. Zhang, M.-H. Chuang, Y.-H. Lee, D. Antoniadis, J. Kong, A. Chandrakasan, and T. Palacios, "Design,

Modeling, and Fabrication of Chemical Vapor Deposition Grown MoS<sub>2</sub> Circuits with E-Mode FETs for Large-Area Electronics,” *Nano Letters*, vol. 16, no. 10, pp. 6349–6356, 2016.

[48] H. C. P. Movva, A. Rai, S. Kang, K. Kim, B. Fallahazad, T. Taniguchi, K. Watanabe, E. Tutuc, and S. K. Banerjee, “High-Mobility Holes in Dual-Gated WSe<sub>2</sub> Field-Effect Transistors,” *ACS Nano*, vol. 9, no. 10, pp. 10402–10410, 2015.

[49] J. H. Park, A. Sanne, Y. Guo, M. Amani, K. Zhang, H. C. P. Movva, J. A. Robinson, A. Javey, J. Robertson, S. K. Banerjee, and A. C. Kummel, “Defect passivation of transition metal dichalcogenides via a charge transfer van der Waals interface,” *Science Advances*, vol. 3, no. 10, 2017.

[50] "Infinity Probe ®", 2018. [Online]. Available: [https://www.cascademicrotech.com/files/INFINITYRULES\\_APP.pdf](https://www.cascademicrotech.com/files/INFINITYRULES_APP.pdf). [Accessed: 29-Apr-2018].